期刊文献+

多核微处理器核间高速互连技术 被引量:2

Technology of High-speed Interconnection for Multi-core Microprocessor
下载PDF
导出
摘要 随着VLSI技术和半导体制造工艺的不断发展,多核处理器已经取代了单核处理器。当技术和工艺的发展使片上多处理器中核的数目增加时,各个处理器核之间的互连及其通信就成为制约处理器性能提高的瓶颈。为了能够充分发挥多核处理器的高性能,文中根据当今主流多核处理器的互连方法,通过分析各种互连方法的优势与不足,提出了针对不同的核的数目和结构采用不同的互连方法,指出将新材料、新技术、新器件与已有的成熟的多核互连方式相结合是提高多核互连效率的有效方法,并阐述了未来多核互连的研究方向和发展趋势。 With the development of the VLSI technology and semiconductor manufacturing process, multi-core processors have replaced single-core processor. When the development of the technology and technics make the number of core increases, interconnection and communication between each processor core will become choke point to improve the performance of processor. In order to give full play to high-performance of multi-core processors,based on the interconnection of today's mainstream method of multi-core processors,by analyzing the advantages and disadvantages of interconnection method, for different number and structure are introduced the different interconnection methods, that the new materials, new technologies, new devices combined with existing mature mode of interconnection for multi-core is the effective method to improve the efficience of interconnection for multi-core, and the direction of research, the trends of interconnection for multi-core in future is presented.
出处 《计算机技术与发展》 2012年第6期30-34,共5页 Computer Technology and Development
基金 国防微电子预研项目(41308010203)
关键词 多核微处理器 片上网络 互连通信 multi-core microprocessor network on chip interconnection
  • 相关文献

参考文献12

二级参考文献65

  • 1孙利荣,蒋泽军,王丽芳.片上网络[J].计算机工程,2005,31(20):1-2. 被引量:5
  • 2刘必慰,陈书明,汪东.先进微处理器体系结构及其发展趋势[J].计算机应用研究,2007,24(3):16-20. 被引量:8
  • 3董迎飞,王鼎兴,郑纬民.精确计算n维Mesh网络和n维Torus网络的平均最短路径长度[J].计算机学报,1997,20(4):376-380. 被引量:7
  • 4Sun Microsystems Inc. OpenSPARC T1 Microarchitecture Specification[Z]. 2006.
  • 5Naraig Manjikian, Edmond Cot'. Implementation of a Configurable Crossbar Switch for Prototyping of Single-Chip Multiprocessors[J]. IEEE Trans on Circuit and System, 2006, (6) : 197-200.
  • 6Panduka Wijetunga, High-performance crossbar de sign for system-on-chip[J]. Proceedings of The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications,2003, (6) : 138-143.
  • 7Deng Pan, Yuanyuan Yang Providing flow based performance guarantees for buffered crossbar switches[J]. Parallel and Distributed Processing,2008, (4) :1-12.
  • 8Murali,S. Benini,L. De Micheli,G. An Application-Specific Design Methodology for On-Chip Crossbar Generation[J]. Computer-Aided Design of Integrated Circuits and Systems, 2007, (7) : 1283-1296.
  • 9Manjikian, N. Cote, E. Implementation of a Configurahle Crossbar Switch for Prototyping of Single-Chip Multiprocessors[J]. Circuits and Systems,2006, (6) :197-200.
  • 10Kunle Olukotun, Basem A Nayfeh, Lance Hammond, et al.The case for a single chip multiprocessor [C]. Proc 7th Int'l Conf Architectural Support for Programming Languages and Operating Systems.New York:ACM Press, 1996:2-11.

共引文献62

同被引文献12

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部