期刊文献+

平面栅功率MOS场效应晶体管结构研究进展 被引量:1

Research of development of planar gate power MOSFET structure
下载PDF
导出
摘要 随着新能源应用的需求,直流变换器不断向小型化、高功率密度、低压大电流方向发展,作为直流变换器关键器件的功率金属氧化物半导体场效应晶体管,不断创新优化结构,获得更低导通电阻、更高开关速度,从而推动了与互补金属氧化物半导体制造工艺兼容的平面栅技术功率器件的发展。文章探讨了平面栅功率器件的研究进展,包括屏蔽沟道、肖特基势垒结等结构。 With the DC / DC converter moving forward into miniaturization, high power density, and low-voltage high-current for the application,the power Metal Oxide Semiconductor Field Effect Transistor as the critical switching devices of the converter, tends to be smaller on-resistance and higher switching speed by innovating and optimizing the structure, promoting the development of the planar gate power MOSFET devices, which is compatible with Complementary MOS process lines. This paper mainly discusses the research progress of the planar gate power MOSFET structure, including the shielding-channel MOSFET, the junction barrier controlled schottky FET, etc.
出处 《天津职业技术师范大学学报》 2012年第4期17-20,共4页 Journal of Tianjin University of Technology and Education
基金 天津市高等学校科技发展基金项目(20070711)
关键词 平面栅技术 导通电阻 开关损耗 屏蔽沟道场效应晶体管 planar gate technology on-resistance switching loss shielding-channel MOSFET
  • 相关文献

参考文献17

  • 1董晖,孟颖悟,付金泉.高功率密度DC-DC模块电源设计与分析[J].航空计算技术,2012,42(1):126-128. 被引量:1
  • 2余炽业,何志辉,宋跃.DC-DC开关电源模块并联供电系统[J].电源技术,2012,36(6):851-854. 被引量:11
  • 3褚华斌,钟小刚,吴志伟,戴鼎足,苏祥有.功率MOSFET的研究与进展[J].半导体技术,2011,36(5):363-367. 被引量:12
  • 4张波.功率MOSFET的研究与新发展.半导体技术,2010,35(1):1-1.
  • 5SYAU T, VENKATRAMAN P, BALIGA B J. Comparisonof ultralow specific on -resistance UMOSFET structures [J],IEEE Trans Electron Devices, 1994,41(5) :800-808.
  • 6TARUI Y, HAYASHI Y, SEKIGAWA T. Diffusion self-aligned enhance—depletion MOS-IC [ C]//Proceedings of the2nd Conference Solid State Devices. Tokyo Japan, 1970:193-198.
  • 7TSIBUKISTD,KRIEZIS E E. VVMOS power transistor: Up-per and lower bounds of the on -resistance [J]. ElectronicsLetters,1981,17( 10): 353-355.
  • 8LANE W A,SALAMA CAT, Epitaxial VVMOS power tran-sistors [J]. IEEE Tran on Electron Devices,1980,27 (2): 349-355.
  • 9TEMPLE V AK, LOVE R P,GRAY P V. A 600-volt MOS-FET designed for low on-resistance [ J]. IEEE Trans on Elec-tron Devices, 1980,27(2) :343-349.
  • 10SALAMA C A T. A new short channel MOSFET structure (U-M0SFET)[J]. Solid State Electron, 1977,20 (12):1003-1009.

二级参考文献35

  • 1蔡型,张思全.正激变换器中同步整流驱动分析[J].武汉理工大学学报,2005,27(1):80-82. 被引量:3
  • 2[1]Philip H S, Chan W K K, Taur Y. Self-align (top and bottom) double-gate MOSFET with a 25 nm thick silicon channel [A].. IEEE IEDM [C]. 1997.427-430.
  • 3[2]Tanaka T, Suzuki K, Horie H, et al. Ultrafast lowpower operation of p+-n+ double-gate MOSFETs[A]. IEEE Symp VLSI Tech [C]. 1994. 11-12.
  • 4[3]Suzuki K, Tanaka T, Tosaka Y, et al. Scaling theory for double-gate SOI MOSFET's [J]. IEEE Trans Elec Dev,1993; 40(12): 2326-2329.
  • 5[4]Huang X-J, Lee W-L, Kuo C,et al. Sub-50 nm Pchannel FinFET [J]. IEEE Trans Elec Dev,2001; 48(5): 880-885.
  • 6[5]Choi Y-K, King T-J, Hu C. Nanoscale CMOS spacer FinFET for the terabit era [J]. IEEE Trans Elec Dev,2002; 23 (1): 25-27.
  • 7[6]Chau R, Doyle B, Kavalieros J, et al. Advanced depleted-substrate transistors: single-gate, doublegate and tri-gate [A]. Intl Conf Sol Sta Dev Mater(SSDM)[C]. Nagoya,Japan. 2002.
  • 8[7]Colinge J P, Gao M H, Romano-Rodriguez A,et al.Silicon-on-insulator "gate-all-around device" [A].IEEE IEDM [C]. 1990. 595-598.
  • 9[8]Auth C P, Plummer J D. Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET's [J]. IEEE Trans Elec Dev Lett, 1997;18(2): 74-76.
  • 10[9]Risch L, Krautschneider W H, Hofmann F, et al.Vertical MOS transistors with 70 nm channel length [J]. IEEE Trans Elec Dev,1996; 43 (9):1495-1498.

共引文献22

同被引文献3

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部