期刊文献+

超低功耗集成电路技术 被引量:15

Ultra-low-power integrated circuit technology
原文传递
导出
摘要 集成电路技术遵循摩尔定律发展进入了纳米尺度,功耗带来的挑战日益突出,已经成为制约集成电路发展的瓶颈问题.微电子技术的发展已经进入了"功耗限制"的时代,功耗成为集成电路设计和制备中的核心问题.降低功耗有可能替代原来提高集成度、缩小器件尺寸成为未来集成电路发展的驱动力.低功耗集成电路的实现是一项综合的工程,需要同时考虑器件、电路和系统的功耗优化,需要在性能和功耗之间进行折中.随着集成电路进入纳米尺度,适于低功耗应用的CMOS技术平台由于MOSFET泄漏导致的电流增大、寄生效应严重等问题愈发突出.目前的许多低功耗技术成为了"治标"的解决方案,难以从根本上解决集成电路发展中遇到的"功耗限制"问题,一定程度上影响了纳米尺度集成电路的可持续发展.本文在深入分析影响集成电路功耗的各个方面的基础上,介绍了超低功耗集成电路的工艺、器件结构以及设计技术. Integrated circuit technology follows Moore's Law scaling down to the nano-scale,and the power consumption challenges become a bottleneck restricting integrated circuit technology development.The development of microelectronics technology has entered the power constraints era.Power consumption becomes a critical issue of integrated circuit design and manufactory.Reducing power consumption may take the place of improving integration and reducing the size of the device,and becomes the driving force of future integrated circuit technology development.The realization of low-power integrated circuits is systematic engineering.From the device level to circuit level and system level,power optimizations should be taken into account,and a tradeoff between performance and power consumption is needed.As CMOS technology scaling down to nano-scale,the effects of leakage current and parasitics of MOSFET become serious issues.Many traditional low-power technologies become a "stopgap" solution,and are difficult to fundamentally solve the problem of the power constraints encountered in the development of integrated circuits.Moreover,the power constraints have affected the sustainable development of nano-scale integrated circuits.In this paper,based on in-depth analysis of all aspects affecting the power consumption of integrated circuits,the technology,the device structure and design methods for the ultra-low-power integrated circuit application are introduced.
出处 《中国科学:信息科学》 CSCD 2012年第12期1544-1558,共15页 Scientia Sinica(Informationis)
基金 国家重点基础研究发展计划(批准号:2011CBA00600)资助项目
关键词 微电子器件 集成电路设计 集成电路工艺 功耗分析 低功耗 microelectronics device integrated circuit design integrated circuit technology power analysis lowpower integrated circuit
  • 相关文献

参考文献66

  • 1ITRS 2011, http://www.itrs.net/Links/2011ITRS/Home2011.htm.
  • 2Gonzalez R, Gordon B M, Horowitz M A. Supply and threshold voltage scaling for low power CMOS. IEEE J Solid-State Circuits, 1997, 32:1210-1216.
  • 3Segars S. Low power design techniques for microprocessors. In: IEEE ISSCC Dig Tech Papers, 2001.
  • 4Migita S, Morita Y, Mizubayashi W, et al. Preparation of epitaxial HfO2 Film (EOT=0.5 nm) on Si substrate using atomic-layer deposition of amorphous film and rapid thermal crystallization (RTC) in an abrupt temperature gradient. In: IEEE Technical Digest International Electron Devices Meeting, San Francisco, 2010. 270-272.
  • 5Wu L, Yew K S, Ang D S, et al. A novel multi deposition multi room-temperature annealing technique via ultraviolet- ozone to improve high-K/metal (HfZrO/TiN) gate stack integrity for a gate-last process. In: IEEE Technical Digest International Electron Devices Meeting, San Prancisco, 2010. 273-275.
  • 6Ragnarsson L A, Adelmann C, Higuchi Y, et al. hnplelnenting cubic-phase HfO2 with K-Value 30 in low-VT replace- ment gate pMOS devices for improved EOT-scaling and reliability. In: Symposium on VLSI Technology Digest of Technical Papers, Honolulu, 2012. 27-28.
  • 7Kwon U, Wong K, Krishnan S A, et al. A novel low resistance gate fill for extreme gate length scaling at 20nm and beyond for gate-last high-K/metal gate CMOS technology. In: Symposium on VLSI Technology Digest of Technical Papers, Honolulu, 2012. 29-30.
  • 8Lira K Y, Lee H, Ryu C, et al. Novel stress-memorization-technology (SMT) for high electron mobility enhancement of gate last high-k/metal gate devices. In: IEEE Teeh Dig International Electron Devices Meeting, San Francisco, 2010. 229-231.
  • 9Cheng R, Ding Y, Koh S M, et al. A new liner stressor (GeTe) featuring stress enhancement due to very large phase- change induced volume contraction for p-channel FinFETs. In: Symposium on VLSI Technology Digest of Technical Papers, Honolulu, 2012. 93-94.
  • 10Lee C H, Nishimura T, Tabata T, et al. Ge MOSFETs performance: impact of ge interface passivation. In: IEEE Tech Dig International Electron Devices Meeting, San Francisco, 2010. 416-419.

同被引文献78

  • 1陈昌,曹娟.AES算法在身份识别中的应用[J].信息安全与通信保密,2007,29(1):134-135. 被引量:2
  • 2刘丹单,邬齐荣,马瑶,龚敏.CMOS电路的低功耗逻辑综合[J].四川大学学报(自然科学版),2007,44(1):106-110. 被引量:1
  • 3徐懿,李丽,高明伦,黄壮雄,杨盛光.纳米集成电路静态功耗机理及低功耗设计技术[J].微电子学与计算机,2007,24(5):184-188. 被引量:8
  • 4曾健平,章兢,谢海情,刘利辉,曾云.1.8GHz宽带低相位噪声CMOS压控振荡器设计[J].湖南大学学报(自然科学版),2007,34(6):37-40. 被引量:4
  • 5JAN C H,AGOSTINELLI M, BUEHLER M, et al.A 32nm SoC platform technology with 2nd generationhigh-k/ metal gate transistors optimized for ultra lowpower, high performance and high density productapplications [C] // IEEE IEDM. Baltimore, MD,USA. 2009: 569-575.
  • 6LIN C J, KANG S H, WANG Y J,et al. 45nm lowpower CMOS logic compatible embedded STT MRAMutilizing a reverse-connection 1T/1MTJ cell [C] //IEEE IEDM. Baltimore, MD, USA. 2009: 767-772.
  • 7WANG C C, HUANG C C,LEE C L,et al. A lowpower high-speed 8-bit pipelining CLA design usingdual-threshold voltage domino logic [J]. IEEE TransVLSI Syst, 2008,16(5) : 594-598.
  • 8SCHELL B,TSIVIDIS Y. A low power tunable delayelement suitable for asynchronous delays of burstinformation [J]. IEEE J Sol Sta Circ, 2008,43(5):1227-1234.
  • 9KESER B, AMRINE C, TRUNG D."The redistributed chip package:A breakthrough for advanced packaging," in IEEE Electron. Compon. Technol. Conf., Jun. 2007: 286-291.
  • 10CHATTOPADHYAY S. Tutorial T3: low power design techniques for nanometer design processes - 65 nm and smaller [ C ] // Proceedings of the 20'h International Conference on VLSI Design Held Jointly with 6'h Interna- tional Conference on Embedded Systems. Bangalore, In- dia, 2007: 5.

引证文献15

二级引证文献26

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部