期刊文献+

跌落冲击载荷下POP封装动力特性研究

Study on dynamic property of the POP packages under drop impact
原文传递
导出
摘要 基于JEDEC标准,采用ABAQUS软件建立了具有5个POP封装组件的三维有限元模型,通过试验验证了模型的准确性,讨论了PCB板阻尼、焊点形状、焊点材料及焊点直径对该封装组件在跌落冲击过程中动态响应的影响.结果表明:POP封装组件关键焊点的最大法向拉应力随PCB阻尼和焊点直径的增大而减小;截顶球形焊点最大法向拉应力都大于柱形焊点的最大法向拉应力;无铅焊料焊点最大拉应力大于锡铅焊料焊点最大拉应力,而对于无铅焊料,角焊点最大拉应力随着含锡量的增加而减小. Based on JESD22-B111 standard, a three-dimensional finite element model was established for PCB assembly with five POP packages by ABAQUS software, and the validity of the model was verified by test date from free drop testing. The effects of the PCB damping, the shape of solder joint, the material of solder joint and the diameter of solder joint on the drop impact performance were researched in this paper. The results showed that the maximum normal tensile stress at the critical solder joints for POP assembly decreased as the PCB damping and the diameter of solder joint increased; the maximum normal stress of the truncated spherical solder joints was greater than that of cylindrical solder joints; the maximum normal stress of free-lead solder joints was larger than that of the lead solder joints, and with the increase of content of tin, the maximum stress for the critical solders decreased.
出处 《中国科学:物理学、力学、天文学》 CSCD 北大核心 2013年第3期289-296,共8页 Scientia Sinica Physica,Mechanica & Astronomica
基金 国家自然科学基金资助项目(批准号:11172045) 国家重点基础研究发展计划(编号:2010CB832706)资助项目
关键词 POP封装 跌落冲击 动力特性 POP packaging drop impact dynamic property
  • 相关文献

参考文献10

  • 1Goyal S, Upasani S, Patel D M. Improving impact tolerance of portable electronic products: Case study of cellular phones. Exp Mech, 1999, 39(1): 43-52.
  • 2Wu J, Song G S, Yeh C, et al. Drop/impact simulation and test validation of telecommunication products. In: Inter Society Conference on Thermal Phenomena. Seattle: IEEE. 1998. 330-336.
  • 3JESD22-Blll. Board Level Drop Test Method of Components for Handheld Electronic Products. Arlington: JEDEC Solid State Technology Association, 2003.
  • 4Jenq S T, Sheu H S, Chang-Lin Y, et al, High-G drop impact response and failure analysis of a chip packaged printed circuit board. Int J Impact Eng, 2007, 34 : 1655-1667.
  • 5Chai T C, Sharon Q, Hnin W Y, et al. Board level drop test of IC packages. In: Proceedings of the 55th Electronic Components and Technology Conference. Lake Buena Vista: IEEE, 2005. 630-636.
  • 6Qiu x, Chen Z Y. Board level drop test and simulation of leaded and lead-free BGA-PCB assembly. Microelectron Reliab, 2007, 47: 2197-2204.
  • 7Xu Z J, Yu T X. Board level dynamic response and solder ball joint reliability analysis under drop impact test with various impact orientations. In: Proceedings of the 10th Electronics Packaging Technology Conference. Singapore: IEEE, 2008. 1080-1085.
  • 8Luan J, Tong Y T, Eric P. Advanced numerical and experimental techniques for analysis of dynamic responses and solder joint reliability during drop impact. IEEE Trans-CPMT-A, 2006, 29(3): 449-456.
  • 9Harpreet S, Fan X J, Zhou T. Modeling techniques for board level drop test for a wafer-level package. In: Electronics Packaging Technology Conference. Shanghai: IEEE, 2008. 1080-1085.
  • 10Luan J, Tong Y T. Novel board level drop test simulation using implicit transient analysis with input-G method. In: The 6th EPTC Conference. Singapore: IEEE, 2004. 671-677.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部