期刊文献+

3D NoC的冗余双向TSV容错设计 被引量:5

Fault-tolerant design of redundant bidirectional TSV on 3D NoC
下载PDF
导出
摘要 3D NoC(Network-on-Chip)中,若连接层间相邻路由器的两组单向TSV(Through-Silicon Via)中有1组故障,数据便不能经该通道传输。为实现容错,提出一种在基于簇的3D NoC中添加冗余双向TSV的设计。任何1组单向TSV故障,都可通过配置这组双向TSV来替换,实现容错。在无故障TSV时,也可配置这组双向TSV来帮助传输数据包,实现数据的高速传输。与参考文献相比,实验表明,有TSV故障时该设计的平均延时至少减少了43.8%,且提高了系统可靠性。 On the 3 D NoC ( Network-on-Chip), if one of the two groups of unidirectional TSVs ( Through-Silicon Vias) in the adjacent routers between the layers has fault, the data would not be transmitted through this channel. A Fault-tolerant design of a cluster-based 3D NoC added redundant bidirectional TSVs is presented. A group of extra bidirectional TSVs, which could be dynamically configured between the unidirectional TSVs, was added to replace either of them which is faulted. What's more, in the trouble-free case, the bidirectional TSVs could be configured to help transmit data packets to achieve high-speed data transmission. The experimental results demonstrate that the average packet transmission latency decreases by 43.8% at lest compared with the reference when some TSVs are fault, and the reliability of the system is improved.
出处 《电子测量与仪器学报》 CSCD 2013年第4期326-333,共8页 Journal of Electronic Measurement and Instrumentation
基金 国家自然科学基金(61274036 61106038) 安徽高校省级自然科学研究重点(KJ2010A269) 安徽省科技攻关(11010202190)资助项目
关键词 3D NOC 容错 冗余 双向TSV 3DNoC fault tolerant redundant bidirectional TSV
  • 相关文献

参考文献18

  • 1ITRS technology working groups[ Z]. International tech-nology roadmap for semiconductors (ITRS),2007.
  • 2BERNSTEIN K. Interconnects in the Third Dimension:Design Challenges for 3D ICs[C]. Proceedings of DAC2007: 562-567.
  • 3PATTI R S. Three-dimensional integrated circuits andthe future of system-on-chip designs [ J]. Proceedings ofIEEE, 2006, 94(6).
  • 4PASRICHA S, ZOU Y. A low overhead fault tolerantrouting scheme for 3D networks-on-chip [ C]. QualityElectronic Design (ISQED),12th International Sympo-sium on, 2011 : 1-8.
  • 5BENINI L,DE-MICHELI G. Networks on chip: a newSoC paradigm[ J]. Proceedings of Computer, 2002, 49(1): 70-71.
  • 6DALLY W J, TOWLES B. Route packets, not wires:on-chip interconnection networks [ C]. Design Automa-tion Conference, 2001 : 684-689.
  • 7KUMAR S,JANTSCH A,SOININEN J P,et al. A net-work on chip architecture and design methodology [ C].Proceedings of IEEE Computer Society Annual Symposi-um on VLSI, 2002: 105-112.
  • 8BENINI L,DE MICHELI G. Networks on chips: a newSoC paradigm [ J]. IEEE Proceedings of Computer,2002, 35(1) : 70-78.
  • 9方芳,董建波,韩银和,李晓维.支持多播路径传输的片上网络并行测试方法[J].电子测量与仪器学报,2010,24(10):911-917. 被引量:4
  • 10欧阳一鸣,张俊威,梁华国,谢涛.基于关键IP核加固的片上网络容错机制[J].电子测量与仪器学报,2011,25(10):879-886. 被引量:7

二级参考文献40

  • 1PANDE P P, GRECU C, IVANOV A, et al.Design, synthesis, and test of networks on chips [J]. IEEE Design & Test of Computers, 2005, 22(5): 404-413.
  • 2BENINI L, DE MICHELI G. Networks on chips: a new SoC paradigm [J]. IEEE Computer, 2002, 35(1): 70-78.
  • 3LI J, XU Q, HU Y, et al. Channel width utilization improvement in testing NoC-based systems for test time reduction [C]. Proceedings of Electronic Design, Test and Applications, 2008. 4th IEEE International Symposium 2008: 26-31.
  • 4BENINI L. Application specific NoC design[C]. Munich: Proceedings of Design, Automation and Test in Europe, 2006:491-495.
  • 5JERGER N E, PEH L S, LIPASTI M. Virtual circuit tree multicasting: a case for on-chip hardware multicast support [C]. Proceedings of International Symposium on Computer Architecture, 2008: 229-240.
  • 6L1N X L, MCKINLEY P K, NI L M. Deadlock-free multicast wormhole routing in 2-D mesh multicomputers [J]. IEEE Trans. Parallel Distribution System, 1994, 5(8): 793-804.
  • 7GOOSSENS K, DIELISSEN J, RADULESCU A. AEthereal network on chip-concepts, architectures, and implementations [J]. IEEE Design & Test of Computers, 2005, 22(5): 414-421.
  • 8MILLBERG M, NILSSON E, THID R, et al. Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip[C]. Proceedings of Design, Automation and Test in Europe Conf. and Exhibition, 2004: 890-895.
  • 9LU ZH H, YIN B, JANTSCH A. Connection-oriented multicasting in wormhole-switched networks on chip[C]. Karlsruhe: Proceedings of IEEE Computer Society Annual Symposium on VLSI, 2006: 205-210.
  • 10SAMMAN, HOLLSTEIN F A, GLESNER T, et al. Multicast parallel pipeline router architecture for network-on-chip[C]. Munich: Proceedings of Design, Automation and Test in Europe, 2008:1396-1401.

共引文献11

同被引文献64

  • 1佟为明,陈培友,高洪伟.适用于人防工程自动化系统的设计思想[J].仪器仪表学报,2007,28(S1):352-354. 被引量:17
  • 2严斌,杨孚衡,苏木标.芜湖长江大桥长期健康监测系统[J].铁道建筑,2005,45(6):29-31. 被引量:11
  • 3缪长青,李爱群,韩晓林,李兆霞,吉林,杨玉冬.润扬大桥结构健康监测策略[J].东南大学学报(自然科学版),2005,35(5):780-785. 被引量:36
  • 4孙铁兵,鞠宁.CAN总线及其高层协议[J].微处理机,2006,27(1):24-26. 被引量:15
  • 5KATSIKEROS C E, LABEAS G N. Development and validation of a strain-based structural health monitoring system [ J]. Mechanical Systems and Signal Processing, 2009 (23) : 372-383.
  • 6HWANG Y J, LEE J H, Han T H. 3D network-on- chip system communication using minimum number of TSVs[ C]. Conference of ICTC 2011 : 517-522.
  • 7RAHMANI A M. Research and practices on 3D net- works-on-chip architectures [ J ]. Proceeding of Nor- chip, 2010.
  • 8XU T C, LILIEBERG P, TENHUNEN H. A study of through silicon via impact to 3D network-on-chip design [J]. 2010 International Conference on Electronics and Information Engineering, 2010( 1 ) : 333-337.
  • 9COTAIRIKA, LIU CH SH. Constraint-driven test scheduling for NoC-based systems [ J ]. IEEE Trans- actions on Computer-Aided Design of Integrated Cir- cuits and Systems, 2006, 25( 11 ) : 2465-2478.
  • 10MALl G, DAS S, RAHAMAN H C, et al. Non- pre- emptive test scheduling for network-on-chip (NoC) based systems by reusing NoC as TAM [ C ]. Proceeding of IEEE Asia Pacific Conference Circuits and Systems, Kuala Lumpur, 2010:268-271.

引证文献5

二级引证文献54

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部