3Sapatnekar S S,Su H H.Analysis and optimization of power grids[J].IEEE Design and Test of Computers,2003,20(3):7-15.
4Xiong J J,He L.Full-chip routing optimization with RLC crosstalk budgeting[J ].IEEE Trans on CAD of integrated circuits and systems,2004,23(3):366.
5Preston W K,Trybula W J,Athay R N.Design for semiconductor manufacturing-perspective[J].IEEE Trans on components,packaging,and manufacturing technology,1997,20(1):58-60.
6Rabaey J M,Chandrakasan A,Nikolic B.Digital integrated circuits-a design perspective[M].Beijing:Pearson education aisa limited and tsinghua university press,2004.
7Kodi A K, Sarathy A, Louri a, et al. Adaptive Inter Router Links for Low Power, Area Efficient and Reliable Network on Chip (NoC)Architectures[C]//ASP2DAC 2009. Athens: Ohio Univ, 2009: 1-126.
8Kodi A, Louri A, Wang J. Design of Energy Efficient Channel Buffers with Router Bypassing for Network on Chips (NoCs) [M]. San Jose: Quality of Eleetronie Design, 2009: 826-832.
9Wong A C W, Kathiresan G. A 1V Wireless Transceiver for an Ultra Low Power SoC for Biotelemetry Applications[C]// European Solid State Circuits Conf. Abingdon: Toumaz Technol Ltd, 2007: 127-130.
10Daniele L, Macro R. Binary Canonic Signed Digit Multiplier for High-speed Digital Signal Processing[C]//The 2004 47^th Midwest Symposium on Circuits and Systems. Hiroshima: [s. n.], 2004: 33-68.
