期刊文献+

PCI Express总线高速数据传输测试系统

High-speed data transmission test system based on PCI Express bus
下载PDF
导出
摘要 介绍了一种高速数据传输测试系统。系统由上位机及本地系统组成。其中,本地系统中使用FPGA产生特定序列,发送信号并接收测试结果;PEX8311芯片完成本地总线与PCI Express总线转换,将测试结果通过PCI Express总线上传至上位机。上位机中,使用内存映射文件技术实现高速率数据实时存储。详细介绍了PCI Express总线标准及测试系统的组成、FPGA逻辑划分及各部分功能;比较内存映射文件技术与传统储存方式不同,并简述使用方法。通过测试,系统工作稳定,目前已成功应用于测试信号采集。 A high speed data transmission test system is introduced. The system is consisted of upper computer and local system. The system generates specific test sequences by user's setting, and stores test results in upper computer. In the local system, FPGA generates specific sequences, transmits signals and receives lest results to DUT;PEX8311 transmits the data to upper computer through PCI Express bus. ()n the upper computer side, memory mapping file technique is utilized to promote data storage performance. In this paper, system composition is presented;FPGA logic design and modules' function are discussed in detail. Moreover, the comparison of memory mapping file technique with traditional storage techniques is provided as well as the utilization of memory mapping file. After testing, the system works stably. At present, the system has been used in device test data collection.
作者 李硕 刘兴春
出处 《电子测量技术》 2013年第12期92-94,103,共4页 Electronic Measurement Technology
关键词 测试信号采集 PCI EXPRESS FPGA设计 内存映射文件 test data collection PCI Express FPGA design memory mapping file
  • 相关文献

参考文献11

二级参考文献80

共引文献84

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部