期刊文献+

700V VDMOS终端结构优化设计 被引量:5

Optimization Design of 700V VDMOS Termination Structure
原文传递
导出
摘要 基于垂直双扩散金属氧化物(VDMOS)场效应晶体管终端场限环(FLR)与场板(FP)理论,在场限环上依次添加金属场板与多晶硅场板,并通过软件仿真对其进行参数优化,最终实现了一款700 V VDMOS终端结构的优化设计。对比场限环终端结构,金属场板与多晶硅复合场板的终端结构,能够更加有效地降低表面电场峰值,增强环间耐压能力,从而减少场限环个数并增大终端击穿电压。终端有效长度仅为145μm,击穿电压能够达到855.0 V,表面电场最大值为2.0×105V/cm,且分布比较均匀,终端稳定性和可靠性高。此外,没有增加额外掩膜和其他工艺步骤,工艺兼容性好,易于实现。 Based on the theory of field limiting ring (FLR) and filed plate (FP) ot vertical uouLn - fused metal oxide semiconductor (VDMOS) field effect transistor termination, the optimization design of 700 V termination structure was obtained, by gradually adding metal FP and poly silicon FP on the FLR, the parameters were optimized using the way of software simulation. Compared to the termination structure of FLR, and combined with both metal and poly silicon FP, the surface electric field peak value could be re- duced effectively, the blocking voltage ability between FLRs could be enhanced, and the number of FLR was reduced and the breakdown voltage of the termination was increased. The effective length of the termination was 145 μm, the breakdown voltage of the device can reach 855.0 V. The distribution of surface electric filed peaks was relatively uniform, and the maximum value of surface electric field was 2. 0×105 V/cm. Therefore, the stability and reliability of this termination could be greatly enhanced. Besides, without any additional masks and process flows, this termination can be more simply fabricated and has good compatibility.
出处 《半导体技术》 CAS CSCD 北大核心 2014年第4期274-278,共5页 Semiconductor Technology
基金 国家自然科学基金资助项目(61271090) 国家高技术研究发展计划(863计划)资助项目(2012AA012305)
关键词 垂直双扩散金属氧化物(VDMOS)场效应晶体管 终端结构 场限环(FLR) 复合场板(FP) 击穿电压 vertical double diffused metal oxide semiconductor (VDMOS) field effect transistor termination structure field limiting ring (FLR) composite filed plate (FP) breakdown voltage
  • 相关文献

参考文献11

二级参考文献37

  • 1万积庆.巨型功率晶体管场限环研究[J].湖南大学学报(自然科学版),1993,20(3):64-67. 被引量:2
  • 2万积庆,万炜.磁卡技术的新进展[J].微细加工技术,1995(2):72-74. 被引量:1
  • 3TEMPLE V. Increasing avalanche breakdown voltage and controlled surface electric field using a junction termination extension technique [J]. IEEE Trans Elec Dev, 1983, 30(8): 954-957.
  • 4STEFANOY E, CHARITAT G. Design methodology and simulation tool for floating ring termination [J]. Sol Sta Elec, 1998, 42(12) : 2251-2257.
  • 5SOUZA M. A novel area efficient floating field limit ring edge termination technique [J]. Sol Sta Elec, 2000, 44(8).. 1381-1386.
  • 6HE J, CHAN M, ZHANG X, et al. A new analytic method to &,sign multiple floating field limiting rings of power devicc.s [J]. Sol Sta Elec, 2006, 50(8): 1375-1381.
  • 7LIAO C N. Potential and electric field distribution analysis of field limiting ring and field plate by device simulator [C] // IEEE Conf Power Elec Drive Syst. Bangkok. 2007: 451-455.
  • 8PADMANABHAN V, RHINEHART R. A novel termination criterion for optimization [C] // Americ Control Conf Proc. Portland, OR, USA. 2005.. 2281- 2286.
  • 9KIM Y H, LEE H S. A new edge termination technique to improve voltage blocking capability and reliability of field limiting ring for power devices [C] //IEEE Int Conf Integr Circ Des Technol. Austin, TX, USA. 2008. 71-74.
  • 10SUBHAS J V. A novel metal field plate edge termination for power devices [J]. Microelec J, 2001, 32(4) : 323-326.

共引文献27

同被引文献41

引证文献5

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部