期刊文献+

基于多配置LFSR的测试生成结构设计 被引量:2

Structure design of test pattern generator based on multi-configurable LFSR
下载PDF
导出
摘要 针对内建自测试技术中传统的测试生成故障覆盖率过低、硬件开销过大等缺点,提出了一种多配置LFSR的混合测试矢量生成结构,结构利用矩阵理论先后对随机性矢量和确定性矢量进行反馈网络的配置;针对确定性矢量的生成,提出了一种反馈配置解的寻优算法,在一定程度上减少了硬件开销,因结构生成的混合测试矢量可以同时检测出被测电路中的随机矢量可测性故障和抗随机性故障,进而保证了测试故障覆盖率。最后,通过实例和对几种综合基准电路的测试,验证了该方案的可行性。 In Built-In Self-Test (BIST), the fault coverage of traditional test generation is too low, and the hardware overhead is too large. To tackle these disadvantages, a multi-configurable LFSR struc- ture of hybrid test vector generation is proposed. In the structure, matrix theory is used to configure the feedback network for random vectors and deterministic vectors. For the deterministic vector generation, an optimization algorithm of feedback configuration solution is proposed so as to reduce hardware over- head. The hybrid test vectors generated by the structure can ensure the test fault coverage, which can detect random pattern detectable faults and random pattern resistant faults in circuit under test. At last, some examples and several synthesized reference circuits are used to verify the feasibility of our proposal.
出处 《计算机工程与科学》 CSCD 北大核心 2014年第5期814-820,共7页 Computer Engineering & Science
关键词 内建自测试 混合测试矢量 多配置LFSR 配置向量优化 BIST hybrid test vectors multi-configurable LFSR configuration vectors optimization
  • 相关文献

参考文献5

二级参考文献19

  • 1曼瑜敏,杨忠鹏.矩阵行标准形与同解线性方程组[J].北华大学学报(自然科学版),2006,7(1):6-10. 被引量:8
  • 2肖国镇.伪随机序列及其应用[M].北京:国防工业出版社,1985..
  • 3张平文,李铁军.数值分析[M].北京:北京大学出版社,2007:209-225.
  • 4Banks S, Beadling P, Ferenez A. FPGA Implementation of Pseudo Random Number Generators for Monte Carlo Methods in Quantitative Finance[C]//Proc of International Conference on Reeonfigurable Computing and FPGAs, 2008:271- 276.
  • 5Lee D U, Luk W, Villasenor J D, et al. A Gaussian Noise Generator for Hardware-based Simulations[J].IEEE Trans on Computers, 2004,53(12) : 1523-1534.
  • 6Lee D U, Villasenor J D, Luk W, et al. A Hardware Gaussian Noise Generator Using the Box-Muller Method and Its Error Analysis[J]. IEEE Trans on Computers, 2006,55(6) : 659-671.
  • 7Lee D U, Luk W, Villasenor J D, et al. A Hardware Gaussian Noise Generator Using the Wallace Method[J]. IEEE Trans on Very Large Scale Integration (VLSI) Systems, 2005,13(8) : 911-920.
  • 8Thomas D B, Luk W. FPGA-Optimised High-Quality Uniform Random Number Generators[C]//Proc of the 16th Int' l ACM/SIGDA Syrup on Field Programmable Gate Arrays, 2008 : 235-244.
  • 9Chu P P, Jones R E. Design Techniques of FPGA Based Random Number Generator[C]//Proc of Annual Military and Aerospace Applications of Programmable Devices and Technologies Conf, 1999 : 28-30.
  • 10[1]Jacob Savir. Distributed generation of weighted random patterns. IEEE Transation on Computers, 1999, 48(12):1364~1368.

共引文献30

同被引文献19

  • 1Javier Ferrer, Peter M. Kruse.Search based algorithms for test sequence generation in functional Testing[J]. Information and Software Technology,2014,7(14):4-10.
  • 2Stelios Neophytou, Maria K. Michael.Multiple detection test generation with diversified fault partitioning paths[J]. Microprocessors and Microsystems,2014,38(4):585-590.
  • 3YONG Chang Kim,V.D.Agrawal.Multiple faults:modeling,simulation and test[C]. Proc.of 15th International Conference on VLSI Design,2012:55-58.
  • 4Nachiketa Das, Pranab Roy, Hafizur Rahaman.Bridging fault detection in cluster based FPGA by using Muller C element[J]. Computers and Electrical Engineering,2013,28(9): 2469-2482.
  • 5I. Voyiatzis, C. Efstathiou.An effective two-pattern test generator for Arithmetic BIST[J]. Computers and Electrical Engineering,2013,39(10):398-409.
  • 6Reza Nourmandi-Pour a,n, NafisehMousavian.A fully parallel BIST-based method to test the crosstalk defects on the inter-switch links in NOC[J]. Microelectronics Journal,2013,35(1):248-257.
  • 7Jiri Balcarek, Petr Fiser, Jan Schmidt. Techniques for SAT-based constrained test pattern generation[J]. Microprocessors and Microsystems.2012,9(10):185-189.
  • 8AhmedS.Ghiduk. Automatic generation of basis test paths Using variable length genetic algorithm[J]. Information Processing Letters,2014,28(1):304-308.
  • 9Soma Sekhara Babu Lam. Automated generation of independent paths and test suite optimization using artificial bee colony[J]. International Conference on Communication Technology and System Design, 2012,53(1):192-196.
  • 10吴丽华,王旭东,史芳芳,杨洁琼.遗传优化三值神经网络多故障测试生成算法[J].仪器仪表学报,2010,31(8):1744-1749. 被引量:8

引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部