期刊文献+

保形(Conformal)结构互连电容的BEM模拟 被引量:4

BEM Simulation for Conformal Dielectric Interconnect Capacitance
下载PDF
导出
摘要 介绍了一种基于扫描线的复杂保形介质结构快速生成算法 .该算法应用多边形的扩展运算和集合运算形成保形介质 ,同时处理保形介质中的凹槽 ,并已实现于边界元素法三维互连寄生电容提取软件 B3D中 .数值结果表明 ,该算法可靠 ,并有很高效率 . This paper presents a fast algorithm to form the complex conformal dielectric structures based on scan line algorithm. It uses set operation and stretch of polygon to generate the conformal dielectrics. The algorithm has been integrated in B3D, a BEM software of 3D parasitic interconnect capacitance extraction. The numerical results show that the algorithm is credible and efficient.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2001年第8期684-689,共6页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金 (698760 2 4) 美国Synopsys公司资助
关键词 边界元素法 保形介质 扫描线 超大规模集成电路 寄生电容 BEM模拟 多层布线 boundary element method(BEM), conformal dielectrics, scanline
  • 相关文献

参考文献5

  • 1吴启明,王泽毅.边界元素法在集成电路CAD中的应用[J].计算物理,1992,9(3):285-292. 被引量:14
  • 2C A 布莱比亚.工程师用的边界单元法[M].北京:科学出版社,1986..
  • 3Shieh B,IEEE Electron Device Lett,1998年,19卷,1期,16页
  • 4孙家广,计算机图形学,1995年
  • 5布莱比亚 C A,工程师用的边界单元法,1986年

二级参考文献1

  • 1Wang Z,IEEE Trans CAD

共引文献13

同被引文献40

  • 1Ho R,Mai W K,Horowitz A M.The future of wires[J].Proceedings of the IEEE,2001,89(4):490-504
  • 2Lu Taotao,Wang Zeyi,Yu Wenjian.Hierarchical block boundary-element method (HBBEM):a fast field solver for 3-D capacitance extraction[J].IEEE Transactions on Microwave Theory and Techniques,2004,52(1):10-19
  • 3Nabors K,White J.FastCap:a multipole accelerated 3-D capacitance extraction program[J].IEEE Transactions on Computer-Aided Design,1991,10(11):1447-1459
  • 4Dengi E A.A parasitic capacitance extraction method for VLSI interconnect modeling[D].Pittsburgh,Pennsylvania:Carnegie Mellon University,1997
  • 5Bachtold M,Spasojevic M,Lage C,et al.A system for full-chip and critical net parasitic extraction for ULSI interconnects using a fast 3-D field solver[J].IEEE Transactions on Computer-Aided Design,2000,19(3):325-338
  • 6Shi W,Yu F.A divide-and-conquer algorithm for 3-D capacitance extraction[J].IEEE Transactions on Computer-Aided Design,2004,23(8):1157-1163
  • 7van Genderen A J,van Der Meijs N P.Hierarchical extraction of 3D interconnect capacitances in large regular VLSI structures[C] //Proceedings of International Conference on Computer-Aided Design,San Francisco,California,1993:764-769
  • 8Beattie M,Pileggi L.Error bounds for capacitance extraction via window techniques[J].IEEE Transactions on Computer-Aided Design,1999,18(3):311-321
  • 9Kapur S,Long D.Large-scale capacitance calculation[C] //Proceedings of Design Automation Conference,San Francisco,California,2000:744-749
  • 10Yu Wenjian,Wang Zeyi.Enhanced QMM-BEM solver for three-dimensional multiple-dielectric capacitance extraction within the finite domain[J].IEEE Transactions on Microwave Theory Techniques,2004,52(2):560-566

引证文献4

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部