期刊文献+

超结VDMOS漂移区的几种制作工艺 被引量:2

Several Manufacturing Processes of the Super Junction VDMOS Drift Region
原文传递
导出
摘要 超结VDMOS与常规VDMOS的主要差异在于漂移区,超结VDMOS是在常规VDMOS的n型漂移区中插入了p型区。此p型区具有较大的深度与宽度比,利用一次注入与驱入工艺无法实现,所以这种超结结构的制造工艺难度比常规VDMOS大。介绍了目前实现超结结构的多次外延与注入法、多次高能离子注入法、深沟槽填p型外延法及深沟槽侧壁倾斜注入法四种主要工艺方法,重点探讨了每种方法的优缺点、制造工艺难度和适用性。对各种方法的产业化前景进行了分析,认为深沟槽填p型外延法是最适宜产业化的工艺技术。 The main difference between the super junction VDMOS and conventional VDMOS lies in the drift region of alternate heavily doped p type pillar and n type pillar. The p area has a high ratio of the depth and width,which is unable to realize by the implant and drive in process. Therefore,the super junction VDMOS is more difficult to manufacture. Four manufacturing processes of the super junction VDMOS drift region were introduced,such as the multiple epitaxial growth and implanting process,multiple high energy implanting process,p type epitaxial filling in deep trench process and tilt implanting in side wall of the deep trench process. The advantages and disadvantages,difficulty of the manufacturing process and the application scope of each process were discussed. The industrialization prospects of each process were analyzed,and the process of p type epitaxial filling in deep trench was considered to be most suitable for realizing industrialization.
出处 《半导体技术》 CAS CSCD 北大核心 2014年第9期689-693,702,共6页 Semiconductor Technology
关键词 超结 垂直双扩散金属氧化物半导体(VDMOS) 漂移区 外延 工艺 super junction vertical double diffusion metal oxide semiconcducor(VDMOS) drift region epitaxy process
  • 相关文献

参考文献15

  • 1陈文高,荆吉利,孙伟锋.半超结VDMOS的研究[J].微电子学,2009,39(4):584-587. 被引量:6
  • 2胡涛,李泽宏,张波.900V超结VDMOS的设计[J].微电子学,2011,41(2):289-292. 被引量:2
  • 3LORENZ L. Trends in power integration state-of-the art and future [ C ]// Proceedings of the PCIM. Shanghai, China, 2002: 1-15.
  • 4BALIGA B J. Modern power device [ M ]. NewYork: John Wiley and Sons, 1957: 269-276.
  • 5LASKA T. The field stop IGBT-a new power device con- cept with a great improvement potential [ C] // Procee- dings of the 1SPSD. Toulouse, France, 2000: 555-555.
  • 6杨帆,钱钦松,孙伟锋.600V CoolMOS优化设计[J].电子器件,2009,32(2):296-299. 被引量:4
  • 7HENSON T, CAO J. Low voltage super junction MOS- FET simulation and experimentation [ C] // Proceedings of the ISPSD. Cambridge, UK, 2003: 37-40.
  • 8HATTORI Y, NAKASHIMA, KUWAHARA M, et al. Design of a 200 V super junction MOSFET with n-buffer region and its fabrication by filling [ C ] // Proceedings of the ISPSD. Kitakyushu, Japan, 2004: 189.
  • 9IWAMOTO S, TAKAHASHI K, KURIBAYASHI H, et al. Above 500 V class super junction MOSFETs fabricated by deep trench etching and epitaxial growth [ C ] // Pro- ceedings of the 17'h International Conference on Power Semiconductor Devices and ICs. California, USA, 2005: 31.
  • 10马万里.厚铝芯片制造工艺的光刻对准效果改善[J].微纳电子技术,2011,48(10):679-682. 被引量:3

二级参考文献65

共引文献34

同被引文献2

引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部