期刊文献+

嵌入式处理器片外访存加密机制设计与实现 被引量:4

Encryption scheme design and implementation of embedded processor off-chip memory access
下载PDF
导出
摘要 高安全敏感领域的嵌入式系统面临总线监听、数据篡改、离线分析等类型的恶意攻击,试图窃取密码、篡改信息等。特别是配合硬件电路的攻击,给用户造成重大的损失。为了从根本上解决系统外部电路系统攻击威胁,提出片外访存加密认证机制,选择AES-GCM算法,对所有片外写数据进行加密,对读数据进行解密并认证。同时设计一次密码与页地址置乱函数产生二次密钥,保障了加密强度。进一步通过软件实现LRU Cache优化性能,在STM32系列微处理器硬件平台上,软件实现片外访存加密认证机制。在内存压力测试中,加密片外访存性能平均降低了9%。 Embedded systems in high security-sensitive areas are susceptible to various types of attacks, including stealing passwords, tampering data and offline analysis. Especially, the hardware-level attacks often result in significant losses to the users. In order to defend the above attacks, the off-chip memory is encrypted and authenticated through AES-GCM algorithm. This scheme writes data after encryption, decrypt and authenticate after read data. In addition, a function is built that scrambling password with page address to ensure the encryption strength. Finally LRU cache is introduced to improve its performance. The scheme is implemented on STM32F103 microprocessor platform in software and the feasi-bility of the system design is proved. The memory stress experiment shows that the system security is strengthened with 9%performance degradation.
出处 《计算机工程与应用》 CSCD 2014年第22期92-96,共5页 Computer Engineering and Applications
基金 国家高技术研究发展计划(863)(No.2012AA012609 No.2012AA0100905) 国家自然科学基金(No.61373025 No.61303002)
关键词 嵌入式 微处理器 片外访存 加密认证 embedded microprocessor off-chip memory encryption and authentication
  • 相关文献

参考文献13

  • 1Jeong J, Dubios J, Dubois M.Cost-sensitive cache re-placement algorithms[C]//Proceedings of the Ninth International Symposium on High-Performance Computer Architecture ( HPCA-9.03 ) .[S.1.] : IEEE Computer Society, 2002 : 1-4.
  • 2Clarke D, Edward Suh G, Gassend B, et al.Towards con- stant bandwidth overhead integrity checking of unlrusted data[C]//2005 IEEE Symposium on Security and Privacy, 2005: 1-19.
  • 3Clarke S D,Gassend B,van Dijk M,et al.Efficient mem- ory integrity verification and encryption for secure pro- cessors[C]//The 36th International Symposium on Micro- architecture, 2003 : 339-350.
  • 4Elbaz R,Champagne D,Lee R B,et al.TEC-Tree:a low- cost, parallelizable tree for efficient defense against memory replay attacks[C]//Cryptographic Hardware and Embedded Systems(CHES), 2007 : 289-302.
  • 5Hu Yin,Hammouri G, Sunar B.A fast real-time memory authentication protocol[C]//Proceedings of the 3rd ACM Workshop on Scalable Trusted Computing, NewYork, NY, USA, 2008 : 1-10.
  • 6Suh G E, Clarke D, Gassend B, et al.Hardware mechanismsfor memory integrity checking, Technical Report MIT-LCS- TR-872[R].2002 : 1-17.
  • 7Gassend B, Suh G, Clarke D, et al.Caches and hash trees for efficient memory integrity verification[C]//Proc of the 9th International Symposium on High Performance Com- puter Architecture(HPCA-9) ,2003 : 1-14.
  • 8Dybdahl H, Stenstrom P ,Natvig L.An LRU-based re-place- ment algorithm augmented with frequency of access in shared chip-multiprocessor caches[C]//MEDEA.06.USA: New York,2007,35(4) :46-47.
  • 9Recommendation for block cipher modes of operation: Galois/Counter Mode (GCM) and (GMAC) [Z].Inst Stan- dards Technol,Special Publication 800-38D,2007.
  • 10McGrew D A,Viega J.The Galois/counter mode of oper- ation(GCM)[Z].Nat.Inst Standards Technol,Updated Sub- mission to Modes of Operation Process,2005.

同被引文献16

引证文献4

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部