期刊文献+

Scratching by pad asperities in copper electrochemical-mechanical polishing

Scratching by pad asperities in copper electrochemical-mechanical polishing
下载PDF
导出
摘要 Low dielectric constant materials/Cu interconnects integration technology provides the direction as well as the challenges in the fabrication of integrated circuits(IC) wafers during copper electrochemical-mechanical polishing(ECMP). These challenges arise primarily from the mechanical fragility of such dielectrics, in which the undesirable scratches are prone to produce. To mitigate this problem, a new model is proposed to predict the initiation of scratching based on the mechanical properties of passive layer and copper substrate. In order to deduce the ratio of the passive layer yield strength to the substrate yield strength and the layer thickness, the limit analysis solution of surface scratch under Berkovich indenter is used to analyze the nano-scratch experimental measurements. The modulus of the passive layer can be calculated by the nano-indentation test combined with the FEM simulation. It is found that the film modulus is about 30% of the substrate modulus. Various regimes of scratching are delineated by FEM modeling and the results are verified by experimental data. Low dielectric constant materials/Cu interconnects integration technology provides the direction as well as the challenges in the fabrication of integrated circuits(IC) wafers during copper electrochemical-mechanical polishing(ECMP). These challenges arise primarily from the mechanical fragility of such dielectrics, in which the undesirable scratches are prone to produce. To mitigate this problem, a new model is proposed to predict the initiation of scratching based on the mechanical properties of passive layer and copper substrate. In order to deduce the ratio of the passive layer yield strength to the substrate yield strength and the layer thickness, the limit analysis solution of surface scratch under Berkovich indenter is used to analyze the nano-scratch experimental measurements. The modulus of the passive layer can be calculated by the nano-indentation test combined with the FEM simulation. It is found that the film modulus is about 30% of the substrate modulus. Various regimes of scratching are delineated by FEM modeling and the results are verified by experimental data.
出处 《Journal of Central South University》 SCIE EI CAS 2014年第11期4157-4162,共6页 中南大学学报(英文版)
基金 Project(50975058) supported by the National Natural Science Foundation of China
关键词 electrochemical-mechanical polishing scratch pad asperities nano-scratch model nano-indentation 电化学机械抛光 铜互连 低介电常数材料 刮伤 纳米压痕试验 屈服强度 实验测量 纳米划痕
  • 相关文献

参考文献19

  • 1ELSHOCHT S V, DELABIE A, DEWILDE S, MEERSSCHAUT J, SWERTS J, TIELENS H, VERDONCK R WITTERS T, VANCOILLE E. ALD barrier deposition on porous Iow-k dielectric materials for interconnects [J]. ECS Transactions, 2011, 41(2): 25 32.
  • 2ZHOU W, BAILEY S, SOORYAKUMAR R, KING S, XU G, MAYS E, EGE C, BIELEFELD J. Elastic properties of porous low-k dielectric nano-fihns [J]. Journal of Applied Physics, 2011, 110, 043520.
  • 3XI K, HE H, XU D, GE R J, MENG Z, JIA X D, YU X H. Ultra low dielectric constant polysilsequioxane films using Ts(Me4NO)s as porogen [J]. Thin Solid Films, 2010, 518: 4768-4772.
  • 4TERENCE K S W. Time dependent dielectric breakdown in copper Iow-k interconnects: Mechanisms and reliability models [J]. Materials, 2012, 5:1602-1625.
  • 5CHEN F, SHINOSKY M. Soft breakdown characteristics of ultra Iow-k time-dependent dielectric breakdown ['or advanced complementary metal-oxide semiconductor technologies [J]. Applied Physics Letters, 2010, 108, 054107.
  • 6ZHAO L, TOKEI Z, CROES K, WILSON C J, BAKLANOV M, BEYER G P, CLAEYS C. Direct observation of the liE dependence of time dependent dielectric breakdown in the presence of copper [J]. Applied Physics Letters, 2011,98, 023107.
  • 7LIN W C, LIN J, TSAI T C, HSU C M, LIU C C, LIN J F, HWANG C C, WU J Y. Effects of Cu surface roughness on TDDB for direct polishing ultra-low k dielectric Cu interconnects at 40 nm technology node and beyond [J]. Microelectronic Engineering, 2012, 92: 115- 118.
  • 8HE M, NOVAK S, VANAMURTHY L, BAKHRU H, PLAWSKY J, LU T M. Cu penetration into low-k dielectric during deposition and bias-temperature stress [J]. Applied Physics Letters, 2010, 97, 252901.
  • 9SAKA N, EUSNER T, CHUN J H. Nano-scale scratching in chemical-mechanical polishing [J]. CIRP Annals-ManufacturingTechnology, 2008, 57: 341-344.
  • 10SAKA N, EUSNER T, CHUN J H. Scratching by pad asperities in chemical-mechanical polishing [J], CIRP Annals-Manufac~xing Technology, 2010, 59: 329-332.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部