期刊文献+

基于云模型进化算法的硅通孔数量受约束的3D NoC测试规划研究 被引量:7

Research on Test Scheduling of 3D No C under Number Constraint of TSV(Through-Silicon-Vias) Using Evolution Algorithm Based on Cloud Model
下载PDF
导出
摘要 针对硅通孔(TSV)价格昂贵、占用芯片面积大等问题,该文采用基于云模型的进化算法对TSV数量受约束的3维片上网络(3D No C)进行测试规划研究,以优化测试时间,并探讨TSV的分配对3D No C测试的影响,进一步优化3D No C在测试模式下的TSV数量。该方法将基于云模型的进化算法、小生境技术以及遗传算法的杂交技术结合起来,有效运用遗传、优胜劣汰以及保持群落的多样性等理念,以提高算法的寻优速度和寻优精度。研究结果表明,该算法既能有效避免陷入局部最优解,又能提高全局寻优能力和收敛速度,缩短了测试时间,并且优化了3D No C的测试TSV数量,提高了TSV的利用率。 As Through-Silicon-Vias(TSVs) in three-Dimensional Network-on-Chip(3D No C) accompany some overhead such as the cost and the area, in order to optimize the number of TSVs of 3D No C in test mode and reduce the test time, a new method using evolution algorithm based on cloud model is proposed to research on the test scheduling of 3D No C and the impact of TSVs number and their allocation in each layer on 3D No C test. This method combines the cloud evolution algorithm with niche technology and hybridization technique in genetic algorithm. It uses effectively the concepts of heredity, natural selection and community diversity to improve the quality of the algorithm on optimizing speed and precision. Experimental results demonstrate that the proposed method can not only effectively prevent from running into local optimization solution, but also improve the ability and speed of searching the best solution, and that TSVs number of 3D No C can be optimized to improve the TSVs' utilization.
出处 《电子与信息学报》 EI CSCD 北大核心 2015年第2期477-483,共7页 Journal of Electronics & Information Technology
关键词 3维片上网络 硅通孔 云模型 进化算法 Three-Dimensional Network-on-Chip(3D No C) Through-Silicon-Via(TSV) Cloud model Evolution algorithm
  • 相关文献

参考文献14

  • 1Hwang Yong-joong, Lee Jae-hun, and Han Tae-hee. 3DNetwork-on-Chip system communication using mini-mumnumber of TSVs[C]. ICTC 2011, Seoul, Korea, 2011:517-522.
  • 2欧阳一鸣,刘蓓,梁华国.一种三维SoCs绑定前的测试时间优化方法[J].电子测量与仪器学报,2011,25(2):164-169. 被引量:12
  • 3Noia B, Chakrabarty K, and Xie Y. Test-wrapperoptimization for embedded cores in TSV-based three-Dimensional SoCs[C]. IEEE International Conference onComputer Design, Lake Tahoe, CA, USA, 2009: 70-77.
  • 4Roy S K, Giri C, Ghosh S, et al. Optimizing test wrapper forembedded cores using TSV based 3D SoCs[C]. IEEEComputer Society Annual Symposium on VLSI, Chennai,India, 2011: 31-36.
  • 5Cota Erika and Liu Chun-sheng. Constraint-driven testscheduling for NoC-based systems[J]. IEEE Transactions onComputer-Aided Design of Integrated Circuits and Systems,2006, 25(11): 2465-2478.
  • 6Mali G, Das S, Rahaman H, et al. Non-preemptive testscheduling for Network-on-Chip(NoC) based systems by reusingNoC as TAM[C]. IEEE Asia Pacific Conference Circuits andSystems, Kuala Lumpur, Malaysia, 2010: 268-271.
  • 7Liu C, Zhang L, Han Y H, et al. Vertical interconnectssqueezing in symmetric 3D mesh Network-on-Chip[C]. Asiaand South Pacific Design Automation Conference(ASP-DAC), Yokohama, Japan, 2011: 357-362.
  • 8Sbiai T and Namba K. NoC Dynamically reconflgurable asTAM[C]. 2012 IEEE 21st Asian Test Symposium(ATS),Niigata, Japan, 20X2: 326-331.
  • 9Amory A, et al" Determining the test sources/sinks for NoCTAMs[C]. 2013 IEEE Computer Society Annual Symposium,Natal, Brazil, 2013: 8-13.
  • 10Cota E, Zeferino C, Carro L, et al.. Reusing an on-chipnetwork for the test of core-based systems[J]. ACMTransactions on Design Automation of Electronic Systems.2004,9(4): 471-499.

二级参考文献55

共引文献142

同被引文献32

引证文献7

二级引证文献22

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部