期刊文献+

一种低功耗宽频率调谐范围的伪差分环形VCO 被引量:4

A Low Power and Wide Tuning Range Pseudo Different Ring-VCO
原文传递
导出
摘要 设计了一种低功耗、宽频率调谐范围的伪差分环形压控振荡器(VCO)。电路设计分为振荡环路设计和电流源设计两部分。在振荡器的振荡环路部分,提出了一种新颖的降低功耗的方法,即通过动态地调节接入振荡环路的锁存器,减小驱动电流,降低功耗;在振荡器的控制电源部分,采用gain-boost结构,设计了一款理想的可控双电流源,实现了振荡器的宽频率调谐范围。基于SMIC 65 nm工艺,在1.8 V工作电压下,对振荡器进行了后仿验证。结果表明,在频率为900 MHz时,振荡器的功耗仅为3.564 m W;当控制电压在0.6~1.8 V变化时,振荡器的频率调谐范围可宽达0.495~1.499 GHz。 A low power, wide tuning range pseudo different ring voltage-controlled oscillator (VCO) was designed. The design of VCO was divided into two parts, VCO-ring design and current source design. In the design of VCO-ring, a novel method to reduce power consumption was proposed. The dynamic adjustment of latch connected in the VCO-ring decreased the driving current, hence reduces power consumption. In the design of controlled current source, a ideal controlled dual current source was designed by using gain-boost structure, the wide frequency tuning range of this VCO was achieved. Based on the SMIC 65 nm process, under a supply voltage of 1.8 V, the VCO was verified by post simula- tion. The results show that the power consumption of the VCO is only 3. 564 mW at 900 MHz, a wide frequency tuning range from 0. 495 GHz to 1. 499 GHz when the controlled-voltage is from 0. 6 V to 1.8 V.
出处 《半导体技术》 CAS CSCD 北大核心 2015年第5期343-347,共5页 Semiconductor Technology
基金 国家自然科学基金资助项目(61006044,60776051,61006059) 北京市自然科学基金资助项目(4142007,4143059) 北京市优秀跨世纪人才基金资助项目(67002013200301)
关键词 低功耗 动态锁存 调谐范围 理想电流源 压控振荡器(VCO) low power dynamic latch frequency tuning range ideal current source vohage- controlled oscillator (VCO)
  • 相关文献

参考文献12

  • 1张兴,杜刚,王源,刘晓彦.超低功耗集成电路技术[J].中国科学:信息科学,2012,42(12):1544-1558. 被引量:15
  • 2CHATTOPADHYAY S. Tutorial T3: low power design techniques for nanometer design processes - 65 nm and smaller [ C ] // Proceedings of the 20'h International Conference on VLSI Design Held Jointly with 6'h Interna- tional Conference on Embedded Systems. Bangalore, In- dia, 2007: 5.
  • 3PARDO M, AYAZI F. A band reject nested PLL clock cleaner using a tunable MEMS oscillator [ J ]. IEEE Transactions on Circuits and Systems: I, 2014, 61 (3): 653-662.
  • 4WU T, HANUMOLU P K, MAYARAM K, et al. Me- thod for a constant loop bandwidth in LC-VCO PLL frequency synthesizers [ J]. IEEE Journal of Solid-State Circuits, 2009, 44 (2): 427-435.
  • 5齐贺飞,陈陵都,赵瑞华,李晋,陈君涛.多段LC VCO的自适应频段选择技术[J].半导体技术,2013,38(11):812-816. 被引量:2
  • 6YU X Y,SUN Y F, RHEE W, et al. An FIR-embedded noise filtering method for Deha-Sigma fractional-N PLL clock generators [ J]. IEEE Journal of Solid-State Cir- cuits, 2009, 44 (9): 2426-2436.
  • 7SAI A, KOBAYASHI Y, SAIGUSA S, et al. A digitally stabilized type-III PLL using ring VCO with 1.01 psrms inte- grated jitter in 65 nm CMOS [ C ] //Proceedings of IEEE International Solid-State Circuits Conference Digest of Tech- nical Papers. San Francisco, CA, USA, 2012: 245-250.
  • 8LEE S Y, ITO H, ISHIHARA N, et al. A novel direct injection-locked QPSK modulator based on ring VCO in 180 nm CMOS [ J]. IEEE Microwave and Wireless Com- ponents Letters, 2014, 24 (4): 269-271.
  • 9HAJIMIRI A, LIMOTYRAKIS S, LEE T H. Jitter and phase noise in ring oscillators [ J ]. IEEE Journal of Solid-State Circuits, 1999, 34 (6): 790-804.
  • 10KIM J M, KIM S, LEE I Y, et al. A low-noise four- stage voltage-controlled ring oscillator in deep-submi- crometer CMOS technology [ J]. IEEE Transactions on Circuits and Systems: II, 2013, 60 (2): 71-75.

二级参考文献81

  • 1ITRS 2011, http://www.itrs.net/Links/2011ITRS/Home2011.htm.
  • 2Gonzalez R, Gordon B M, Horowitz M A. Supply and threshold voltage scaling for low power CMOS. IEEE J Solid-State Circuits, 1997, 32:1210-1216.
  • 3Segars S. Low power design techniques for microprocessors. In: IEEE ISSCC Dig Tech Papers, 2001.
  • 4Migita S, Morita Y, Mizubayashi W, et al. Preparation of epitaxial HfO2 Film (EOT=0.5 nm) on Si substrate using atomic-layer deposition of amorphous film and rapid thermal crystallization (RTC) in an abrupt temperature gradient. In: IEEE Technical Digest International Electron Devices Meeting, San Francisco, 2010. 270-272.
  • 5Wu L, Yew K S, Ang D S, et al. A novel multi deposition multi room-temperature annealing technique via ultraviolet- ozone to improve high-K/metal (HfZrO/TiN) gate stack integrity for a gate-last process. In: IEEE Technical Digest International Electron Devices Meeting, San Prancisco, 2010. 273-275.
  • 6Ragnarsson L A, Adelmann C, Higuchi Y, et al. hnplelnenting cubic-phase HfO2 with K-Value 30 in low-VT replace- ment gate pMOS devices for improved EOT-scaling and reliability. In: Symposium on VLSI Technology Digest of Technical Papers, Honolulu, 2012. 27-28.
  • 7Kwon U, Wong K, Krishnan S A, et al. A novel low resistance gate fill for extreme gate length scaling at 20nm and beyond for gate-last high-K/metal gate CMOS technology. In: Symposium on VLSI Technology Digest of Technical Papers, Honolulu, 2012. 29-30.
  • 8Lira K Y, Lee H, Ryu C, et al. Novel stress-memorization-technology (SMT) for high electron mobility enhancement of gate last high-k/metal gate devices. In: IEEE Teeh Dig International Electron Devices Meeting, San Francisco, 2010. 229-231.
  • 9Cheng R, Ding Y, Koh S M, et al. A new liner stressor (GeTe) featuring stress enhancement due to very large phase- change induced volume contraction for p-channel FinFETs. In: Symposium on VLSI Technology Digest of Technical Papers, Honolulu, 2012. 93-94.
  • 10Lee C H, Nishimura T, Tabata T, et al. Ge MOSFETs performance: impact of ge interface passivation. In: IEEE Tech Dig International Electron Devices Meeting, San Francisco, 2010. 416-419.

共引文献23

同被引文献20

  • 1曾健平,章兢,谢海情,刘利辉,曾云.1.8GHz宽带低相位噪声CMOS压控振荡器设计[J].湖南大学学报(自然科学版),2007,34(6):37-40. 被引量:4
  • 2WANG K P,WANG Z G,LEI X M.A SAW-less first folded-conversion second down-conversion receiver for multistandard broadcasting radio applications[J].IEEE Transactions on Microwave Theory and Techniques,2013,61(4):1674-1680.
  • 3LEE K,LEE J,PARK J,et al.A novel Ku-band RTD-based quadrature VCO for low power applications[J].IEEE Microwave and Wireless Components Letters,2015,25(5):328-330.
  • 4EBRAHIMI E,NASEH S.A colpitts CMOS quadrature VCO using direct connection of substrates for coupling[J].IEEE Transactions on Very Large Scale Integration(VLSI)Systems,2013,21(3):571-574.
  • 5ZHANG Y,LIU P,LUO T N,et al.A low voltage low-phase-noise bottom-series LC QVCO using capacitor tapping technique[C]//IEEE MTT-S Int.Microw Symp Dig.Atlanta GA:IEEE,2008:237-240.
  • 6LIU P,SAH S P,JUNG J,et al.Load independent bulk-coupled low power quadrature LC VCO[C]//IEEE MTT-S Int Microw Symp Dig.Montreal QC Canada:IEEE,2012:1-3.
  • 7MAZZANTI A,ANDREANI P.Class-C harmonic CMOS VCOs with a general result on phase noise[J].IEEE Journal of Solid-State Circuits,2008,43(12):2716-2729.
  • 8NAKAMURA T,MASUDA T,SHIRAMIZU N,et al.A 1.1-V regulator-stabilized 21.4-GHz VCO and a 115%frequency-range dynamic divider for K-band wireless communication[J].IEEE Transactions on Microwave Theory and Techniques,2012,60(9):2823-2832.
  • 9程梦璋,景为平.CMOS环型压控振荡器的设计[J].电子科技大学学报,2009,38(2):305-308. 被引量:7
  • 10桑红石,方海涛,余萌,王文,谢连波.环形振荡器对称负载特性分析[J].微电子学与计算机,2011,28(5):197-200. 被引量:6

引证文献4

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部