期刊文献+

1.5×10^(-6)/℃高阶参考电压曲率补偿电路 被引量:1

1.5×10^(-6)/℃ High-Order Voltage Reference Curvature Compensating Circuit
原文传递
导出
摘要 针对带隙参考电压基准温漂问题设计了一款高阶补偿电路,并采用0.5μm BCD工艺进行了验证。电路采用零温度系数(TC)电流实现一阶补偿,同时采用具有正温度系数(PTC)的双极型晶体管(BJT)实现了高阶补偿。采用HSPICE软件进行了仿真,结果表明,所设计的电路参考电压正常值为1.8 V。另外,设计的电路具有1.5×10-6/℃的温度系数,在低频上具有55 d B电源抑制比(PSRR),从1.8~5 V具有0.4 m V/V的线性调整率,并得到20 f V2/Hz的输出噪声水平。提出的电路已应用在一款电源管理芯片中,且该电路可应用在多种便携式电子产品中。 A high-order curvature compensating circuit was presented to overcome the temperature drift of the bandgap voltage reference( BVR) circuit that was implemented in a 0. 5 μm BCD process to be validated. A zero temperature coefficient( TC) current was used to realize the first-order compensation as well as a positive temperature coefficient( PTC) current with bipolar junction transistors( BJTs)to achieve high-order compensation. The simulation results with HSPICE software show that the proposed voltage reference works normally at 1. 8 V. In addition, the designed circuits with a TC of 1. 5 ×10^- 6/ ℃,a power supply rejection ratio( PSRR) of 55 d B at low frequencies, a line regulation of0. 4 m V / V from 1. 8 V to 5 V and an output noise level of 20 f V2/ Hz are achieved. The presented circuits were applied in a power management integrated circuit( IC) and can be widely applied in portable equipments.
出处 《半导体技术》 CAS CSCD 北大核心 2015年第6期411-416,共6页 Semiconductor Technology
基金 重点大学基础研究基金资助项目(JB140220)
关键词 曲率补偿 带隙参考电压(BVR) 温度系数 电源抑制比(PSRR) BCD工艺 curvature compensation bandgap voltage reference (BVR) temperature coefficient power supply rejection ratio (PSRR) BCD process
  • 相关文献

参考文献14

  • 1RINCON-MORA G A. Voltage references from diodes to precision high-order bandgap circuits [ M ]. New York: Wiley-IEEE Press, 2001: 25-67.
  • 2ZHANG C, HE S Z, ZHU Y, et al. A high precision CMOS bandgap reference with second-order curvature compensation [ C] ff Proceedings of IEEE International Confrence on ASIC. Gui|in, China, 2007: 553-556.
  • 3BECKER G A, LAKSHMI V T, VISWANATHAN T R. A low-supply-voltage CMOS sub-bandgap reference [ J].IEEE Trans on Circuits and Systems II, 2008, 55 (7) : 609-613.
  • 4SANBORN K, MA D, IVANOV V. A sub-l-V low- noise bandgap voltage reference [ J ]. IEEE Journal of Solid-State Circuits, 2007, 42 (11): 2466-2481.
  • 5GIUSEPPE D V, GIUSEPPE 1. Ultra-low-power tempe- rature compensated voltage reference generator [ J]. Mi- eroelectronics Journal, 2006, 37 (I0) : 1072-1079.
  • 6LEE 1, KIM G, K1M W. Exponential curvature-com- pensated BiCMOS bandgap references [J]. IEEE Journal of Soild-State Circuit, 1994, 29 (11): 1396-1403.
  • 7MALCOVATI P, MALOBERT1 F, F1OCCHI C, et al. Curvature compensated BiCMOS bandgap with 1-V supply voltage [ J ]. IEEE Journal of Solid-State Circuits, 2001, 36 (7): 1076-1081.
  • 8LEUNG K N, MOK P K T, LEUNG C Y. A 2 V 23 tzA 5.3-ppm/ curvature-compensated CMOS bandgap reference [ J ]. IEEE Journal of Solid-State Circuits, 2003, 38 (3): 561-564.
  • 9SHI L F, MA X, QIN G H, et al. A wide supply range bandgap voltage reference with curvature compensation [ J ]. Journal of Circuits Systems, and Computers, 2013, 22 (1): 1250068-1-1250068-14.
  • 10GUAN X K, WANG X, WANG A, et al. A 3 V 110 W 3.1 ppm/C curvature-compensated CMOS bandgap reference [ J ]. Analog Integrated Circuits and Signal Process, 2010, 62 (2): 113-119.

同被引文献5

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部