3Lin C C,Shih Y H,Chang H C,et al.Design of a Powerreduction Viterbi Decoder for WLANApplications[J].IEEE Trans.on Circuit and Systems I,2005,52(6):1148-1156.
1Gemmeke T, Gansen M, Noll T G. Implementation of scalable power and area efficient high-throughput Viterbi decoders[J]. IEEE J Sol Sta Circ, 2002, 37(7): 941-948.
2Boo M, Arguello F, Bruguera J D, et al. High-performance VLSI architecture for the Viterbi algorithm[J]. IEEE Trans Communications, 1997, 45(2): 168-176.
3Black P J, Meng T H-Y. Hybrid survivor path architectures for Viterbi decoders[A]. Proc ICASSP 93[C]. 1993. 1433.
4Biver M, Kaeslin H, Tommasini C. In-place updating of path metrics in Viterbi decoders[J]. IEEE J Sol Sta Circ, 1989, 24(4): 1158-1160.
5Wu C-M, Shieh M-D, Wu C-H, et al. An efficient approach for in-place scheduling of path metric update in Viterbi decoders[A]. IEEE Int Symp Circ and Syst[C]. Geneva, Switzerland, 2000. 61-64.
6Arguello F, Bruguera J D, Doallo R, et al. Parallel architecture for fast transforms with trigonometric kernel[J]. IEEE Trans Parallel and Distributed Systems, 1994, 5 (10): 1091-1099.
7Viterbi A J.Error Bounds for Convolutional Codes and an Asymptotically Optimum Decoding Algorithm[J].IEEE Trans.on Inform.Theory,1967,13(2):260-269.
8IEEE Std.802.11a-99 Wireless LAN Medium Access Control and Physical Layer Specifications[S].1999-09.
9Anderson J B E.Offer1 Reduced2 State Sequence Detection with Convolutional Codes[J].IEEE Trans.on Inform.Theory,1994,40(3):965-972.
10Ishitani T.A Scarce-state-transition Viterbi-decoder VLSI for Bit Error Correction[J].IEEE J.Solid-state Circuits,1987,22(4):575-582.
