期刊文献+

高清视频后处理模块的ASIC设计 被引量:1

Design of HD video post-processing module
下载PDF
导出
摘要 随着高清视频处理技术的发展,高清视频的应用场合日益增长。为了适应高清视频后处理系统的需求,介绍了一种具备较为全面的高清视频后处理功能的ASIC设计,及其仿真验证技术。整个系统包括视频采集模块、视频调整模块、块效应滤波模块、DMA控制器、高清视频显示模块等,实现了从传感器采集高清视频,经过高清视频尺寸调整、视频旋转,完成对解码视频块效应滤波,对高清视频实现缓存显示控制的一整套后处理过程。设计采用软硬件联合验证技术,通过搭建的软硬件联合仿真平台完成功能测试。 With the development of image processing technology, the demands for HD video are increasing. In order to meet the requirement of HD video processing system, this paper introduces an ASIC chip meeting the HD video post-processing function, and the simulation and verification are carried on. The whole system consists of the HD video capture module, video convert module, de-blocking filter module, the DMA controller, HD video display module and so on. The main process includes capturing HD video data from a sensor, resizing and rotating the HD video, deblocking the decode video data, and displaying the HD video from the buffer. The design adopts software and hardware co-simulation to test the function by constructing the software and hardware co-simulation platform.
出处 《计算机工程与应用》 CSCD 北大核心 2016年第3期7-11,26,共6页 Computer Engineering and Applications
基金 山东省自然科学基金(No.ZR2013FQ006) 山东省自主创新基金(No.2013CXB3020) 山东省博士后基金(No.201002029)
关键词 高清视频采集 存储器直接访问(DMA)传输 去方块效应滤波 高清视频显示 软硬件仿真 High Definition(HD) video capture Direct Memory Access(DMA) transmission de-blocking filter High Definition(HD) video display co-simulation
  • 相关文献

参考文献15

  • 1胡志海,王德君,赵巧云,朱巧智.基于SOPC的便携式智能图像采集系统设计[J].仪器仪表学报,2010,31(2):371-376. 被引量:24
  • 2Chandra S.Experiences in personal lecture video capture[J].Learning Technologies,2011,4(3):261-274.
  • 3Tung Hui-Hsiang,Lin Rung-Bin,Li Mei-Chen,et al.Standard cell like via-configurable logic blocks for structured ASIC in an industrial design flow[J].Very Large Scale Integration(VLSI)Systems,2012,20(12):2184-2197.
  • 4Cao Xun,Tong Xin,Dai Qionghai,et al.High resolution multispectral video capture with a hybrid camera system[C]//Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition(CVPR),Providence,RI,USA,2011:297-304.
  • 5Zhang Yongdong,Yan Chenggang,Dai Feng,et al.Efficient parallel framework for H.264/AVC deblocking filter on many-core platform[J].Multimedia,2012,14(3):510-524.
  • 6Pieters B,Charles-Frederik J,Hollemeersch,et al.Parallel deblocking filtering in MPEG-4 AVC/H.264 on massively parallel architectures[J].Circuits and Systems for Video Technology,2011,21(1):96-100.
  • 7Hanumantharaju M C,Ravishankar M,Rameshbabu D R.Design and FPGA implementation of an 2D Gaussian surround function with reduced on-chip memory utilization[C]//Proceedings of the IEEE Conference on Advances in Computing,Communications and Informatics(ICACCI),Mysore,India,2013:604-609.
  • 8Yin Haibing,Li Shizhong,Hu Hongqi.Multiple target performance evaluation model for HD video encoder VLSI architecture design[C]//Proceedings of the IEEE Conference on Visual Communications and Image Processing(VCIP),Kuching,Malaysia,2013:1-4.
  • 9Hou Zuoxun,Ge Chenyang,Zhao Wenzhe,et al.Design and implementation of high-performance video processor for head-mounted displays[C]//Proceedings of the 3DTV Conference:The True Vision-Capture on Transmission and Display of 3D Video(3DTV-CON),Antalya,Turkey,2011:1-4.
  • 10Baronti F,Petri E,Saponara S,et al.Design and verification of hardware building blocks for high-speed and fault-tolerant in-vehicle networks[J].Industrial Electronics,2011,58(3):792-801.

二级参考文献15

共引文献32

同被引文献7

引证文献1

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部