期刊文献+

多种哈希算法的可重构硬件架构设计 被引量:6

A reconfigurable hardware architecture design for multiple Hash algorithms
下载PDF
导出
摘要 针对现有的哈希算法硬件架构仅实现少量几种算法的问题,设计了一种可实现SM3,MD5,SHA-1以及SHA-2系列共7种哈希算法的可重构IP,以满足同一系统对安全性可选择的需求。通过分析各哈希算法及其运算逻辑的相似性,该设计最大化地重用加法器和寄存器,极大地减少了总的实现面积。此外,该设计灵活可配,可以对内存直接存取。以Altera的Stratix II为FPGA目标器件,其最高频率可达100 MHz,总面积较现有设计减少26.7%以上,且各算法单位面积吞吐率均优于现有设计。 Since the existing hardware architecture for Hash algorithms can only implement a few algorithms,we design a reconfigurable IP,which can implement seven Hash algorithms including SM3,MD5,SHA-1and SHA-2family,and it can meet the demand of a system for algorithm diversity.By analyzing all these Hash algorithms and estimating their similarity,the design reuses adders and registers to the maximum extent and therefore greatly reduces the total area.Besides,the design is flexibly configurable and can access the memory directly.The implementation results based on the FPGA of Stratix II of Altera Corporation show that,in comparison with the existing designs,the maximum frequency can achieve 100 MHz,the whole area is decreased by more than 26.7%and the throughput-per-area for each of the seven algorithms is increased.
出处 《计算机工程与科学》 CSCD 北大核心 2016年第3期411-417,共7页 Computer Engineering & Science
基金 浙江省自然科学基金(LY14F020026) 中央高校基本科研业务费专项资金(2013QNA5008) 国家电网智能电网研究院"新一代智能电网片上系统芯片关键技术研究"(SGRI-WD-71-13-014)
关键词 哈希算法 SM3 MD5 SHA 基础运算单元 可重构 高性能 Hash algorithm SM3 MD5 SHA basic arithmetic unit reconfigurable high performance
  • 相关文献

参考文献19

二级参考文献47

  • 1黄谆,白国强,陈弘毅.快速实现SHA-1算法的硬件结构[J].清华大学学报(自然科学版),2005,45(1):123-125. 被引量:19
  • 2张文.动态口令身份认证系统的设计与实现[J].微计算机信息,2005,21(3):232-233. 被引量:26
  • 3杨晓辉,戴紫彬.基于FPGA的SHA-256算法实现[J].微计算机信息,2006(04Z):146-148. 被引量:12
  • 4陈松,黄炜.MD5算法的FPGA实现[J].信息安全与通信保密,2007,29(6):129-130. 被引量:11
  • 5National Institute of Standards and Technology. FIPS 180-2, Announcing the secure hash standard[S], 2002.
  • 6WANG X Y, YIN Y Q, YU H B. Finding collisions in the full SHA-1 [C]. //Advances in cryptology (Crypto 2005), LNCS 3621, London, UK : Springer Verlag, 2005:17--36.
  • 7DADDA L, MACCHETTI M, OWEN J. An ASIC design for a high speed implementations of the hash function SHA-256 (384, 512) [C]. //Proceedings of the 14th ACM Great Lakes Symposium on VLSI, Boston, ACM, 2004:421--425.
  • 8CHAVES R, KUZMANOV G, SOUSA L, et al. Improving SHA-2 hardware implementations[C]. // Cryptographic Hardware and Embedded Systems (CHES 2006) ,LNCS 4249, Springer Berlin/Heidelberg, 2006 : 298--310.
  • 9DADDA L, MACCJETTI M, OWEN J. The design of a high speed ASIC unit for the hash function sha-256 (384,512)[C]. //Proceedings of DATE 2004 Designe's Forum, Paris, IEEE Computer Society, 2004 : 70-- 75.
  • 10Helion Technology. Datasheet-Fast SHA-256 hash core for xilinx FPGA. [EB/OL]. [2006-10-23]. http:// www. heliontech, com/downloads/sha256 _ xilinx fast_ helioncore, pdf.

共引文献54

同被引文献44

引证文献6

二级引证文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部