1IEEE Std 802.11a-1999 Patat 11:wireless LAN Medium Access Control(MAC)and physical Layer(PHY)Specifications[S].Sponsor:LAN/MAN Standards Committee of IEEE Computer Society;Approved by IEEE–SA Standards Board.1999.
2Ungerboeck,H K Thapar.VLSI Architectures for Metric Normalization in the Viterbi Algorithm[C]//.IEEE International Conference on(vol.3).1999:1497-1500.
2[2]Black P J.A 140-Mb/s,32-State,Radix-4 Viterbi Decoder[J].IEEE Journal of Solid-State Circuits,December,1992,27(12):1877-1992.
3[3]Feygin G and Gulak P G.Architecture Tradeoffs for Survivor Sequence Memory Management in Viterbi Decoders[J].IEEE Transactions on Communications,March 1993,41(3):425-429.
4[4]www.altera.com,"MegaCore:Viterbi Compiler User Guide",Version 4.4.0,April 2006,pp.15.
5[5]Haene S,Burg A and Perrls D.FPGA Implementation of Viterbi Decoders for MIMO-BICM[C]//Thirty-Ninth Asilomar conference on Signal,System and Computers,2005:734-738.
6[6]Sung Woo Choi and Sang sung Choi.200Mbit/s Viterbi decoder for UWB[C]//ICACT2005:904-907.
7Horng-Dar Lin,David G Messerschmitt.Algorithms and Architectures for Concurrent Viterbi Decoding[A].IEEE,1989.
8Hemant K Thapar,John M Cioffi.A Block Processing Method for Designing High-speed Viterbi Detectors[A].IEEE,1989.
