期刊文献+

Numerical simulation study of organic nonvolatile memory with polysilicon floating gate

Numerical simulation study of organic nonvolatile memory with polysilicon floating gate
原文传递
导出
摘要 A polysilicon-based organic nonvolatile floating-gate memory device with a bottom-gate top-contact configuration is investigated,in which polysilicon is sandwiched between oxide layers as a floating gate.Simulations for the electrical characteristics of the polysilicon floating gate-based memory device are performed.The shifted transfer characteristics and corresponding charge trapping mechanisms during programing and erasing(P/E) operations at various P/E voltages are discussed.The simulated results show that present memory exhibits a large memory window of 57.5 V,and a high read current on/off ratio of ≈ 10~3.Compared with the reported experimental results,these simulated results indicate that the polysilicon floating gate based memory device demonstrates remarkable memory effects,which shows great promise in device designing and practical application. A polysilicon-based organic nonvolatile floating-gate memory device with a bottom-gate top-contact configuration is investigated,in which polysilicon is sandwiched between oxide layers as a floating gate.Simulations for the electrical characteristics of the polysilicon floating gate-based memory device are performed.The shifted transfer characteristics and corresponding charge trapping mechanisms during programing and erasing(P/E) operations at various P/E voltages are discussed.The simulated results show that present memory exhibits a large memory window of 57.5 V,and a high read current on/off ratio of ≈ 10~3.Compared with the reported experimental results,these simulated results indicate that the polysilicon floating gate based memory device demonstrates remarkable memory effects,which shows great promise in device designing and practical application.
出处 《Chinese Physics B》 SCIE EI CAS CSCD 2016年第6期383-389,共7页 中国物理B(英文版)
关键词 organic floating gate memory polysilicon floating gate programing and erasing operations device simulation organic floating gate memory polysilicon floating gate programing and erasing operations device simulation
  • 相关文献

参考文献39

  • 1Leong W L, Mathews N, Tan B, Vaidyanathan S, D?tz F and Mhaisalkar S 2011 J. Mater. Chem. 21 5203.
  • 2Kang M, Kim Y A, Yun J M, Khim D, Kim J, Noh Y Y, Baeg K J and Kim D Y 2014 Nanoscale 6 12315.
  • 3Gao X, Liu C H, She X J, Li Q L, Liu J and Wang S D 2014 Org. Electron. 15 2486.
  • 4Cho I, Kim B J, Ryu S W, Cho J H and Cho J 2014 Nanotechnology 25 505604.
  • 5Dai M K, Lin T Y, Yang M H, Lee C K, Huang C C and Chen Y F 2014 J. Mater. Chem. C 2 5342.
  • 6Kaltenbrunner M, Stadler P, Schw?diauer R, Hassel A W, Sariciftci N S and Bauer S 2011 Adv. Mater. 23 4892.
  • 7Gao X, She X J, Liu C H, Sun Q J, Liu J and Wang S D 2013 Appl. Phys. Lett. 102 023303.
  • 8Sekitani T, Yokota T, Zschieschang U, Klauk H, Bauer S, Takeuchi K, Takamiya M, Sakurai T and Someya T 2009 Science 326 1516.
  • 9Shang L, Ji Z, Wang H, Chen Y, Liu X, Han M and Liu M 2011 IEEE Electron Dev. Lett. 32 1451.
  • 10Kang M, Baeg K J, Khim D, Noh Y Y and Kim D Y 2013 Adv. Funct. Mater. 23 3503.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部