期刊文献+

一种带曲率补偿的高精度带隙基准源

A Curvature-Compensated High Precision Bandgap Reference
原文传递
导出
摘要 基于SMIC 0.18μm CMOS工艺,设计了一款低温漂高PSRR的带隙基准电压源。采用全新的曲率补偿电路架构,使输出基准电压源具有超低温漂系数。采用共源共栅电流镜带负反馈的结构,提高了核心电路的PSRR。利用Cadence Spectre EDA软件对电路进行设计和仿真,结果表明,在-40℃-100℃温度范围内,电路的温漂系数仅为1.8×10-6/℃,电压变化范围小于0.3mV,在1.85-5V的宽电压范围内均能正常工作,电源抑制比在低频时高达-111dB,在1kHz时也达到-98.07dB,功耗仅为23.7μW,非常适合于高性能系统集成应用。 A low temperature-drift and high precision bandgap voltage reference was designed in the SMIC 0.18- /μW CMOS process. A new curvature compensated circuit structure was adopted, which had made the coefficient of the temperature-drift smaller. The structure of cascode current mirror with negative feedback was used to improve the PSRR of the core circuitry. It was designed and simulated by Cadence Spectre EDA software tools. The simulation results demonstrated that the temperature coefficient was only 1.8 × 10-6/℃ , and the voltage variation was less than 0.3 mV at the temperature range of --40 ℃ to 100 ℃. It could operate steadily with a wide supply voltage range of 1.85-5 V. The power supply rejection ratios of -- 111 dB and -- 98. 07 dB were achieved at low frequency and 1 kHz respectively. It consumed only 23.7 μW, which made it suitable for the applications of high performance system level integration.
出处 《微电子学》 CAS CSCD 北大核心 2016年第3期315-319,共5页 Microelectronics
基金 国家自然科学基金资助项目(61161003 61264001 61166004) 广西自然科学基金资助项目(2013GXNSFAA019333)
关键词 带隙基准源 曲率补偿 电源抑制比 温漂 Bandgap voltage reference Curvature compensation Power supply rejection ratio Temperaturedrift
  • 相关文献

参考文献9

  • 1汪倩,邓婉玲,黄君凯,潘少俊,饶远.低功耗微型电源管理IC的基准源设计[J].微电子学,2014,44(4):451-455. 被引量:1
  • 2张彬,冯全源.一种高电源抑制比带隙基准源[J].微电子学,2010,40(1):58-61. 被引量:11
  • 3PAUL R, PATRA A. Trimming process and temperature variation in second-order bandgap voltagereference circuits [J]. Microelec J, 2011, 42(2): 271- 276.
  • 4BIEDERMAN W, YEAGER D, ALON E, et al. A CMOS switched capacitor fractional bandgap reference [C] // IEEE CICC. San Jose, CA, USA. 2012: 1-4.
  • 5冯树,王永禄,张跃龙.一种新型无运放CMOS带隙基准电路[J].微电子学,2012,42(3):336-339. 被引量:13
  • 6BAKERRJ.CMOS电路设计、布局与仿真[M].第2版.刘艳艳,等译.北京:人民邮电出版社,2008.
  • 7ANDREOU C, KOUDOUNAS S, GEORGIOU J. A novel wide temperature-range, 3.9 ppmC CMOS bandgap reference circuit [J]. IEEE J Sol Sta Circ, 2012, 47(2): 574-581.
  • 8LI J-H, WANG Y S, YU M Y, et al. A novel plecewise curvature corrected CMOS bandgap reference [C] // 7th ICCDCS. Cancun, Mexico. 2008: 1-5.
  • 9NGDCW, KWONGDKK, WONGN. Asub-1 V- 26 btW low output impedance bandgap reference with a low dropout or source follower mode [J]. IEEE Trans VLSI Syst, 2011, 19(7): 1305-1309.

二级参考文献22

  • 1王忆,何乐年,严晓浪.温度补偿的30nA CMOS电流源及在LDO中的应用[J].Journal of Semiconductors,2006,27(9):1657-1662. 被引量:12
  • 2RAZAVIB.模拟CMOS集成电路设计[M].陈贵灿,程军,译.西安:西安交通大学出版社,2002:319-320.
  • 3BROKAW P A. A simple three-terminal IC bandgap reference [J]. IEEE J Sol Sta Circ, 1974, 9(6) : 388- 393.
  • 4HOON S K, CHEN J, MALOBERTI F. An improved bandgap reference with high power supply rejection [C]//ISCAS. Arizona, USA. 2002: 833-836.
  • 5RINCON-MORA G A, ALLEN P E. A low voltage, low quiescent, low drop-out regulator [J]. IEEE J Sol Sta Circ, 1998, 33 (1): 36-43.
  • 6RazaviB.模拟CMOS集成电路设计[M].陈贵灿,译.西安:西安交通大学出版社,2005.
  • 7THAM K M, NAGARAJ K. A low supply voltage high PSRR voltage reference in CMOS process [J]. IEEE J Sol Sta Circ, 1995, 30(5) :586-590.
  • 8BROOKS T L, WESTWlCK A L. A low-power dif- ferential CMOS bandgap reference [J]. IEEE ISSCC. San Francisco, CA, USA. 1994: 248-249.
  • 9Allen P E,Holberg D R(著).CMOS模拟集成电路设计[M].冯军,李智群(译).北京:电子工业出版社,2005.
  • 10HAMMES M, KRANZ C, SEIPPEL D. Deep subrnicron CMOS technology enable system-on-chip for wireless communications ICs [J]. IEEE Communi Magaz, 2008, 46(9): 154-161.

共引文献23

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部