期刊文献+

整合3DEM的Virtuoso在片上电感仿真中的应用 被引量:1

Using Cadence Virtuoso 3DEM for on-chip inductor extraction
下载PDF
导出
摘要 目前大部分电磁仿真软件在仿真片上电感时,需要从工艺库的文件中手动提取需要的相关参数;并且仿真环境的建立也比较繁琐,仿真时间也较长,这会大大降低电感的品质因数和面积的优化效率。集成了3DEM的Virtuoso可以直接选取整个版图的一部分导入仿真,而不必提取整块电感版图;并且根据工艺库文件自动生成需要的相关参数,设置仿真环境;仿真速度根据算法的优化,可以快速得到精确度很高的结果。本文将通过一个片上电感的仿真过程,介绍软件的具体应用方法。 Accurate on- chip inductor modeling is essential in these applications. But to get accurate inductor model, in most electromagnetic simulation software, it is need to extract technology parameters from foundry technology library file manually. So it is relatively complicated to establish simulation environment and simulation time is long. This greatly reduces the efficiency for optimization of circuit performance and layout area. Virtuoso with 3DEM- integrated can select layout to do model extraction directly,without the step to input technology parameters manually. It can generate technology parameter according to foundry provided process library file and set up the simulation environment. With optimized extract algorithm, simulation speed has obviously improved and results are quite accurate. In this paper, we demonstrate our application of using 3DEM to extract accurate on- chip spiral inductor in high speed serial link design.
出处 《电子技术应用》 北大核心 2016年第8期44-47,共4页 Application of Electronic Technique
关键词 VIRTUOSO 3DEM 片上电感 电磁仿真 Virtuoso 3DEM on-chip inductor electromagnetic simulation
  • 相关文献

参考文献5

  • 1卢磊,周锋,唐长文,闵昊,王俊宇.中心抽头差分电感的等效模型和参数提取[J].Journal of Semiconductors,2006,27(12):2150-2154. 被引量:6
  • 2RAMIREZ A Z.Power distribution network analysis using semi irregular plane shape approach and via modeling[C].2015 16th Latin-American Test Symposium(LATS),2015:1-6.
  • 3SAVIC J,ARIA P,PRIEST J,et al.Electrical performance assessment of advanced substrate technologies for high speed networking applications[C].2009 59th Electronic Components and Technology Conference,2009:1193-1199.
  • 4YU T,CHEN J,SHIH C.Efficient methodology for modeling structure of high-speed long transmission lines[C].Electrical Performance of Electronic Packaging and Systems(EPEPS),2015 IEEE 24th,2015:113-116.
  • 5SINGH S,KUKAL T.Timing skew enabler induced by fiber weave effect in high speed HDMI channel by angle routing technique in 3DFEM[C].Electrical Performance of Electronic Packaging and Systems(EPEPS),2015 IEEE 24th,2015:163-166.

二级参考文献10

  • 1菅洪彦,唐珏,唐长文,何捷,闵昊.可缩放的开路通路地屏蔽电感在片测试结构去嵌入方法[J].Journal of Semiconductors,2005,26(8):1656-1661. 被引量:1
  • 2Astis G D,Cordeau D,Paillot J M,et al.A 5-GHz fully integrated full PMOS low-phase-noise LC VCO.IEEE J Solid-State Circuits,2005,40(10):2087.
  • 3Gierkink S L J,Levantino S,Frye R C,et al.A low-phase-noise 5-GHz CMOS quadrature VCO using superharmonic coupling.IEEE J Solid-State Circuits,2003,38(7):1148
  • 4Li Xiaoyong,Shekhar S,Allstot D J.Gm-boosted com-mon-gate LNA and differential colpitts VCO/QVCO in 0.18-μm CMOS.IEEE J Solid-State Circuits,2005,40(12):2609
  • 5Chen H C,Wang T,Lu S S,et al.A monolithic 5.9-GHz CMOS I/Q direct-down converter utilizing a quadrature coupler and transformer-coupled subharmonic mixers.IEEE Microw Wireless Compon Lett,2006,16(4):197
  • 6Troedsson N,Wernehag J,Sjoland H.Differential measurement and parameter extraction of symmetrical inductors.23rd NORCHIP Conf,2005:289
  • 7Bunch R L,Sanderson D I,Raman S.Quality factor and inductance in differential IC implementations.IEEE Microwave Magazine,2002,3(2):82
  • 8Danesh M,Long J R,Hadaway R,et al.A Q-factor enhancement technique for MMIC inductors in silicon technology.IEEE Radio Frequency Integrated Circuits(RFIC) Symposium,1998:217
  • 9Lim S F,Yeo K S,Ma J G,et al.A comprehensive study and modeling of centre-tap differentially driven single-turn integrated inductors for 10-GHz applications.Microwave and Optical Technology Letters,2003,38:182
  • 10Danesh M,Long J R.Differentially driven symmetric mi-crostrip inductors.IEEE Trans Microw Theory Tech,2002,50(1):332

共引文献5

同被引文献3

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部