期刊文献+

可靠电压频率岛感知的异步片上网络能耗优化 被引量:3

Reliable Voltage-frequency Island Energy Optimization for Asynchronous NoC
原文传递
导出
摘要 针对采用2D-Torus拓扑结构且支持电压频率岛(VFI)的异步片上网络能耗优化问题,提出了具有可靠性的、基于电压频率岛的划分和分配及片上网络任务映射的能耗优化方法.该方法采用递进优化的方式,根据IP核的动态处理能耗,不同电压频率岛之间的转换能耗和可靠性带来的能耗开销定义了IP核在电压频率岛之间移动的阈值函数,并通过对阈值函数进行判断完成电压频率岛的划分和分配,应用基于三元相关性量子粒子群优化算法完成处理单元到资源节点的映射,在映射中考虑保证系统可靠性的通信开销,对异步片上网络系统的可靠性进行优化.实验结果表明,该算法可以在不过多消耗能耗的情况下显著的改善片上网络系统的可靠性,且可有效降低NOC系统的能耗. A method for reliability and energy optimization using voltage-frequency island (VFI) partitioning, assignment, and task mapping is proposed for a network on chip ( NoC ) which uses 2D-Torus topology and supports voltage-frequency islands. The method adopts a progressive optimization approach. A moving threshold function between different voltage-frequency islands is defined according to the dynamic processing energy of IP cores, energy overhead of VFIs, and reliability costs. The division and allocation of the voltage-frequency island is based on the moving threshold function. A ternary correlation quantum-behavior particle swarm optimization (PSO) algorithm is used for the IP core mapping, during which, the reliability cost is fully considered to increase the reliability of the NoC system. The experimental result shows that the reliability of the NoC system is increased without consuming too much energy, and the energy consumption of the whole NoC system can be reduced effectively.
出处 《信息与控制》 CSCD 北大核心 2016年第6期671-676,共6页 Information and Control
基金 国家自然科学基金资助项目(61370153)
关键词 异步片上网络 电压频率岛 可靠性 映射算法 低功耗 asychronous NoC voltage-frequency island reliability mapping algorithm low power
  • 相关文献

参考文献9

二级参考文献119

  • 1王晓娟,高亮,陈亚洲.类电磁机制算法及其应用[J].计算机应用研究,2006,23(6):67-70. 被引量:13
  • 2王芳,邱玉辉.一种引入轮盘赌选择算子的混合粒子群算法[J].西南师范大学学报(自然科学版),2006,31(3):93-96. 被引量:15
  • 3Hu Jing-cao and Marculescu R. Energy- and performance -aware mapping for regular NoC architectures[J]. IEEE Transactions on Computer-aided Design of Integrated Circuits & Systems, 2005, 24(4): 551-562.
  • 4Hu Jing-cao and Marculescu R. Communication and task scheduling of application-specific network-on-chip[J]. IEE Processing-Computer Digital Technology, 2005, 152(5): 643-651.
  • 5Ascia G, Catania V, and Palesi M. Multi-objective mapping for mesh-based NoC architectures[C]. CODES+ISSS'04, Stockholm, Sweden, ACM, 2004: 182-187.
  • 6Lei T and Kumar S. A two-step genetic algorithm for mapping task graphs to a network on chip architecture[C]. DSD'03, Turkey, IEEE, 2003: 180-187.
  • 7Zhou Wen-biao, Zhang Yan, and Mao Zhi-gang. An application specific NoC mapping for optimized delay[C]. Design and Test of Integrated Systems in Nanoscale Technology, Sept 5-7, DTIS, 2006: 184-188.
  • 8Modarressi M and Sarbazi-Azad H. Power-aware mapping for reconfigurable NoC architectures[C]. 25th International Conference on Computer Design, ICCD, Oct 7-10, 2007: 417-422.
  • 9Nickray M, Dehyadgari M, and Afzali-Kusha A. Power and delay optimization for network on chip[C]. ECCTD'05, Cork, Ireland, IEEE, 2005: 273-276.
  • 10Gu Hai-yun, Li Chang-wen, and Sun Shu. Research on mapping algorithm of irregular mesh NoC for portable multimedia appliances[C]. IET Conference on Wireless, Mobile and Sensor Networks, 2007 (CCWMSN07), Dec 12-14 2007: 697-700.

共引文献18

同被引文献17

引证文献3

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部