期刊文献+

基于成团效应的众核处理器失效核分布建模方法 被引量:1

A modeling method for failure-core distribution of many-core processors based on defects clustering
下载PDF
导出
摘要 随机产生失效核分布的方法不能反映众核处理器物理拓扑结构的真实状况,在评价相关拓扑重构算法的效能时有失客观性。本文针对这一现状,提出了一种基于缺陷成团效应的众核处理器失效核分布建模方法。实验表明,本方法得到的物理拓扑结构缺陷分布呈现出不同程度的成团特性,且成团效应会显著影响核级冗余技术的拓扑重构效果。 The random method of generating failure-core distribution cannot reflect the real state of the physical topology of the many-core processors. Therefore, it is not objective to evaluate the efficiency of the topology reconfiguration algorithms. Considering this situation, a method of modeling the failure-core distribution for the many-core processors based on the defects clustering effect is proposed in this paper. The experiments show that the failure-core distribution in the physical topology derived by this method exhibits different degrees of clustering characteristics, and the defects clustering can significantly affect the effect of the core-level redundancy topology reconfiguration technology.
出处 《智能计算机与应用》 2017年第2期19-24,30,共7页 Intelligent Computer and Applications
基金 国家自然科学基金(6126200) 中央高校基本科研业务费专项基金(11D11209)
关键词 众核处理器 缺陷分布 核级冗余 拓扑重构 many-core processors defects distribution core-level redundancy topology reconfiguration
  • 相关文献

参考文献3

二级参考文献15

  • 1郝跃.序列二次逼近下的集成电路统计最优化方法[J].电子学报,1994,22(2):8-14. 被引量:3
  • 2伏见正则著 李明哲译.概率论和随机过程[M].北京:世界图书出版公司,1997..
  • 3李晓维,胡瑜,张磊,等.数字集成电路容错设计[M].北京:科学出版社,2011.
  • 4Geer D.Chip Makers Turn to Multicore Processors[J].Computer,2005,38(5):11-13.
  • 5Borkar S.Thousand Core Chips:A Technology Perspec-tive[C]//Proceedings of the 44th Annual Design Automation Conference.New York,USA:ACM Press,2007:746-749.
  • 6Koren I,Pradhan D K.Yield and Performance Enhancement Through Redundancy in VLSI and WSI Multiprocessor Systems[J].Proceedings of the IEEE,1986,74(5):699-711.
  • 7许世网,胡杨.IBM称Cell处理器的成品率只有10%至20%[EB/OL].(2006-07-14).http://tech.qq.com/a/20060714/000202.htm.
  • 8Tan P J,Le T,Ng K H,et al.Testing of Ultra SPARC T1M icroprocessor and Its Challenges[C]//Proceedings of IEEE ITC’06.Washington D.C.,USA:IEEE Press,2006:1-10.
  • 9Makar S,Altinis T,Patkar N,et al.Testing of Vega2,a Chip M ulti-processor w ith Spare Processors[C]//Proceedings of IEEE ITC’07.Washington D.C.,USA:IEEE Press,2007:1-10.
  • 10Zhang Lei,Han Yinhe,Li Huawei,et al.Fault Tolerance M echanism in Chip M any-core Processors[J].Tsinghua Science&Technology,2007,12(S1):169-174.

共引文献5

同被引文献3

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部