期刊文献+

一种改进输入级结构的轨至轨运算放大器设计 被引量:2

Design of a rail-to-rail operational amplifier with improved input stage structure
下载PDF
导出
摘要 基于0.18μm CMOS标准工艺设计了一种改进输入级结构的轨至轨运算放大器电路。该电路由输入级电路、共源共栅放大电路、共源输出电路及偏置电路组成。通过引入正反馈的MOS耦合对管将输入级电路改进为预放大电路,然后对其进行了详细分析,利用Cadence软件对电路进行仿真。仿真结果表明本文结构的低频直流开环增益可以达到80 dB,比相同参数下的普通结构高20 dB左右。相位裕度达到73o,共模输入电压范围满足全幅摆动,共模抑制比低频时可以达到107 dB。 Based on 0.18 pan CMOS standard process, a rail-to-rail operational amplifier circuit which can improve the input stage structure was designed.The circuit was composed of the input stage circuit, the cascode amplifier circuit, the common source output circuit and the bias circuit. The input stage circuit was improved as a pre amplifier circuit by introducing the MOS coupling with positive feedback, a detailed analysis was carded out, and the circuit was simulated by using Cadence software. The simulation results indicate that the circuit has a DC open-loop gain of 80 dB, which is about 20 dB higher than the ordinary structure under the same parameters. The phase margin is 73°, the common-mode rejection ratio (CMRR) is 107 dB at low frequency, and the common-mode input voltage range also meets the full swing.
作者 宋明歆 关志强 SONG Mingxin GUAN Zhiqiang(School of Applied Sciences, Harbin University of Science and Technology, Harbin 150080, China)
出处 《电子元件与材料》 CAS CSCD 2017年第10期53-57,共5页 Electronic Components And Materials
关键词 轨至轨 正反馈 负阻抗 运算放大器 折叠式共源共栅结构 弥勒补偿 rail-to-rail positive feedback negative impedance operational amplifier folded cascode structure Miller compensation
  • 相关文献

参考文献3

二级参考文献19

  • 1白丁,汪文律.运算放大器的发展概况[J].微电子学与计算机,1989,6(11):44-46. 被引量:5
  • 2何峥嵘.运算放大器电路的噪声分析和设计[J].微电子学,2006,36(2):148-153. 被引量:50
  • 3王为之,靳东明.一种采用共栅频率补偿的轨到轨输入/输出放大器[J].Journal of Semiconductors,2006,27(11):2025-2028. 被引量:7
  • 4易清明,张静,石敏.低功耗CMOS集成运算放大器的研究与设计[J].微电子学,2007,37(3):414-416. 被引量:18
  • 5朱正涌.半导体集成电路[M].北京:清华大学出版社,2007:159-160.
  • 6RAZAVI B.模拟CMOS集成电路设计[M].陈贵灿,程军,张瑞智,等译.西安:西安交通大学出版社,2003:309-329.
  • 7YOU F, EMBABI S H K, SANCHEZ-SINENCIO E. A multistage amplifier topology with nested Gm-C compensation for low-voltage application[C]///43rd ISSCC. San Francisco, CA, USA. 1997: 348-349.
  • 8LEUNG K N, MOK P K T. Analysis of multistage amplifier-frequency compensation [J]. IEEE Trans Circ - Syst I: Fundam Theo Applic, 2001, 48(9) : 1041-1056.
  • 9SOLTANI A, YAGHMAIE M, RAZEGHI B, et al. Three stage low noise operational amplifier design for a 0.18 /am CMOS process [C] // 9th Int Conf Elec Engineer, Comput Sci Autom Control. Mexico City, Mexico. 2012: 1-4.
  • 10RAMOS J, PENG X H, STEYAERT M, et al. Three stage amplifier frequency compensation [C] // Proceed 29th Europ Sol Sta Circ Conf. Estoril, Portugal. 2003: 365-368.

共引文献9

同被引文献12

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部