期刊文献+

数字图像UDP传输系统的FPGA实现 被引量:6

FPGA-based image data transmission system
原文传递
导出
摘要 卷积码是一种前向纠错的非分组码,运算简单。维特比译码算法是卷积码的一种概率译码算法,效率高、速度快。UDP协议适用于高速率、实时性的传输。另外,在大批量数据处理方面,FPGA凭借大规模集成电路和并行执行的特点有着独特的优势。针对480×272的24bit真彩色图片快速无差错的传输,采用了基于FPGA和以太网PHY芯片的系统实现。首先对图像数据进行(2,1,3)卷积编码,然后采用UDP协议传输,最后采用维特比译码方式还原图像数据在LCD上显示。实验表明此种编解码方式具有良好的纠错性能和UDP传输协议的实时、高速性。 Convolutional code is a forward error correction of non-packet code, the operation is simple. Viterbi decoding algorithm is a kind of probability decoding algorithm of convolutional code, which is efficient and fast. UDP protocol for high-speed, real-time transmission. In addition, in the high-volume data processing, FPGA with large-scale integrated circuits and the characteristics of parallel implementation has a unique advantage. For the 480 × 272 24-bit true color picture fast error-free transmission, based on FPGA and Ethernet PHY chip system implementation. First, the image data (2, 1, 3) convolutional coding, and then use the UDP protocol transmission, and finally use Viterbi decoding method to restore the image data displayed on the LCD. Experiments show that this codec mode has good error correction performance and UDP transmission protocol real-time, high-speed.
作者 杨茂辉 付婉 胡明亮 张燕华 Yang Maohui;Fu Wan;Hu Mingliang;Zhang Yanhua.(Department of Computer and Information,Hohai Univel:sity,Nanjing 211100,China)
出处 《电子测量技术》 2018年第3期117-123,共7页 Electronic Measurement Technology
关键词 卷积码 VITERBI译码 IP核 UDP/IP FPGA convolutional code Viterbi decoding IP core UDP/IP FPGA
  • 相关文献

参考文献11

二级参考文献73

共引文献179

同被引文献50

引证文献6

二级引证文献13

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部