期刊文献+

Ka波段应用的捷变频高频率分辨率频率合成器 被引量:1

Frequency-Agile and High-Frequency-Resolution Frequency Synthesizer for Ka-Band Applications
原文传递
导出
摘要 传统基于锁相环(PLL)实现带宽信号输出的频率合成方案,常常为了获得高输出频率而降低频率分辨率和缩短跳频时间。相较而言,基于直接数字频率合成器(DDS)实现带宽信号输出的频率合成方案,其频率分辨率更高,跳频时间更快。然而,DDS输出频率低,须经多次混频或倍频操作以提升输出频率,对频率源中的滤波器设计造成极大压力,并且这种压力随着频率源输出频率的升高而不断上升。对此,基于高性能、小型化无源滤波器的设计能力,实现了基于DDS变频的34-35 GHz捷变频、高频率分辨率频率源。实验结果表明,其工作相位噪声优于-85 dBc/Hz@1kHz,杂散和谐波抑制优于45 dBc,频率分辨率达到1.86 Hz,跳频时间最快4 ns。 The conventional frequency synthesis for frequency bandwidth output based on phase locked loop( PLL)often sacrifices the frequency resolution and frequency hopping time in order to obtain high output frequency. Comparatively,frequency synthesis for frequency bandwidth output based on direct digital frequency synthesizer( DDS) can perform higher frequency resolution and shorter frequency hopping time. However,since the output frequency of DDS is typically low,multiple frequency mixing or doubling operations are required to increase the output frequency,which will bring extreme burden on the filter design in the frequency synthesizer. Particularly,such burden will be heavily increased with the increasing of output frequency. Based on the design capability of high-performance and miniaturized passive filters and DDS technology,a 34 ~ 35 GHz frequency synthesizer with agile frequency tunability and high frequency resolution is reported in this paper. Measured results show that it achieves phase noise better than-85 dBc/Hz @ 1 kHz,spur and harmonic suppression better than45 dBc,frequency resolution better than 1.86 Hz and the minimum frequency hopping time of 4 ns.
作者 黄涛 欧阳宏俊 邵振海 陈志璋 HUANG Tao1, OUYANG Hong-jun2, SHAO Zhen-hai1, CHEN Zhi-zhang1(1. School of Electronic Science and Engineering, University of Electronic Science and Technology of China, Chengdu 611731, China; 2. Chengdu No. 12 Middle School, Chengdu 611731, Chin)
出处 《微波学报》 CSCD 北大核心 2018年第4期65-70,共6页 Journal of Microwaves
关键词 直接数字频率合成器 KA波段 滤波器 高性能 小型化 direct digital frequency synthesizer Ka-band filter high performance miniaturization
  • 相关文献

参考文献3

二级参考文献16

  • 1徐锐敏,张文彬.毫米波锁相倍频源小型化研究[J].微波学报,2002,18(3):75-77. 被引量:8
  • 2鲍景富,朱君范,陈玉生.Ka波段锁相系统研究[J].电子科学学刊,1995,17(3):311-314. 被引量:5
  • 3闵洁.Ku频段卫星通信微波频率综合器[J].无线电通信技术,1995,21(3):32-34. 被引量:3
  • 4马海虹,唐小宏,何宗锐,吴涛.3mm锁相源研究及系统应用[J].微波学报,2006,22(3):58-61. 被引量:2
  • 5陈玉生,朱君范,鲍景富.毫米波锁相环相位噪声分析研究[J].电子科技大学学报,1996,25(6):595-598. 被引量:6
  • 6Heribert Eisele, George I Haddad. Two-terminal millime- terwave sources. IEEE Transactions on Microwave Theory and Techniques, 1998, 46(6) :739-746
  • 7Kyoohyun Lim, Chan-Hong Park, Dal-SOo, et al. A low- noise phase-locked loop design by loop bandwidth optimization. IEEE Journal of Solid-State Circuits, 2000, 35 (6) :807 -815
  • 8Kudszus S, Neumann M, Berceli T, et al. Fully integrated 94-GHz sub-harmonic injection-locked PLL circuit. IEEE Transations on Microwave and Guided Wave Letters, 2000, 10(2) :70-72
  • 9Ma Haihong, Tang Xiaohong, Xiao Fei, et al. Phase noise analysis and estimate of millimeter wave PLL frequency synthesizer. International Journal of Infrared and Millimeter Waves, 2005, 26 (2): 271-278
  • 10Banerjee Dean. PLL performance, simulation, and design. ( second edition), http://www. national. com, 2001

共引文献20

同被引文献6

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部