摘要
A variation-aware task mapping approach is proposed for a multi-core network-on-chips with redundant cores, which includes both the design-time mapping and run-time scheduling algorithms. Firstly, a design-time genetic task mapping algorithm is proposed during the design stage to generate multiple task mapping solutions which cover a maximum range of chips. Then, during the run, one optimal task mapping solution is selected. Additionally, logical cores are mapped to physically available cores. Both core asymmetry and topological changes are considered in the proposed approach. Experimental results show that the performance yield of the proposed approach is 96% on average, and the communication cost, power consumption and peak temperature are all optimized without loss of performance yield.
A variation-aware task mapping approach is proposed for a multi-core network-on-chips with redundant cores,which includes both the design-time mapping and run-time scheduling algorithms.Firstly,a design-time genetic task mapping algorithm is proposed during the design stage to generate multiple task mapping solutions which cover a maximum range of chips.Then,during the run,one optimal task mapping solution is selected.Additionally,logical cores are mapped to physically available cores.Both core asymmetry and topological changes are considered in the proposed approach.Experimental results showthat the performance yield of the proposed approach is 96% on average,and the communication cost,power consumption and peak temperature are all optimized without loss of performance yield.
