期刊文献+

导航接收机中鉴频鉴相器的设计 被引量:1

Design of phase frequency detector based on navigation receiver
下载PDF
导出
摘要 为了提高导航接收机中本振频率的精度和稳定性,避免本振信号在锁相环电路中发生漂移,锁相环的低噪声、快速锁定等性能是电路设计的关键,而鉴频鉴相器作为锁相环系统的重要模块之一,其鉴相死区的存在,极大地恶化了锁相环的噪声特性。基于中芯国际(SMIC)0.18μm互补金属氧化物半导体(CMOS)工艺,设计了一种复位脉宽可调节的无死区鉴频鉴相器,根据压控振荡器反馈频率信号调节复位脉冲宽度,实现了4种不同的复位延时,在降低抖动的同时,能够有效地消除鉴相死区。当供电电压为1.8 V时,其最大工作频率为530 MHz,最大相位噪声为-142.2 dBc/Hz。电路鉴频鉴相功能正确,并具有良好的频率和噪声特性,可应用到导航接收机中的锁相环电路中。 In order to improve the accuracy and stability of the local oscillator frequency in navigation receivers,to avoid the drift of the local oscillator signal in the phase-locked loop circuit,the paper designed a phase frequency detector:based on China’s Semiconductor Manufacturing International Corp.(SMIC)0.18μm Complementary Metal–Oxide–Semiconductor(CMOS)process,a dead-zone-free phase frequency detector with adjustable reset pulse width was given;and the reset pulse width was adjusted to achieve 4 different reset delay according to the feedback frequency signal of the voltage-controlled oscillator,which could effectively eliminate the phase discrimination dead zone while reducing jitter.Experimental result showed that:when the voltage was 1.8 V,the maximum operating frequency of the detector would be 530 MHz,with the maximum amplitude noise -142.2 dBc/Hz;and the frequency and phase discrimination function of this circuit could be correct with good frequency and noise characteristics,indicating the feasibility of the detector for the phase-locked loop circuit of navigation receivers.
作者 张治国 黄海生 李鑫 党成 ZHANG Zhiguo;HUANG Haisheng;LI Xin;DANG Cheng(School of Electronic Engineering,Xi'an University of Posts and Telecommunications,Xi'an 710121,China)
出处 《导航定位学报》 CSCD 2021年第2期35-40,共6页 Journal of Navigation and Positioning
基金 国家自然科学基金-地区科学基金项目(61661049)。
关键词 导航接收机 锁相环 鉴频鉴相器 死区 低噪声 navigation receiver phase-locked loop phase frequency detector dead zone low noise
  • 相关文献

参考文献5

二级参考文献40

  • 1王烜,来金梅,孙承绶,章倩苓.用于高速PLL的CMOS电荷泵电路[J].复旦学报(自然科学版),2005,44(6):929-934. 被引量:13
  • 2司龙,胡贵才,熊元新.一种新型的高性能鉴频鉴相器[J].微电子学与计算机,2006,23(7):188-191. 被引量:6
  • 3刘晓燕,叶青.CMOS电荷泵的结构设计与分析[J].科学技术与工程,2006,6(13):1793-1797. 被引量:3
  • 4屈强,曾烈光.一种用于高速锁相环的零死区鉴频鉴相器[J].微计算机信息,2006,22(12Z):235-237. 被引量:5
  • 5Behzad Razavi.模拟CMOS集成电路设计[M].西安:西安交通大学出版社,2002.314.
  • 6陈贵灿,程军,张瑞智.模拟CMOS集成电路设计[M].西安:西安交通大学出版社,2003.
  • 7JOHN G MANEATIS.Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques[J].IEEE Solid-State Circuits.1996,31 (11):1 723-1 732.
  • 8XINTIAN SHI,KILIAN IMFELD,STEVE TANNER,et al.A Low-Jitter and Low-Power CMOS PLL for Clock Multiplication[C]//IEEE Solid-State Circuits Conference.Montreux,2006.
  • 9BEHZAD RAZAVI,Challenges in the Design of High-Speed Clock and Data Recovery Circuits[J].IEEE Communication Magazine,2002 (8):94-101.
  • 10WANLOP SURAKAMPONTORN,CHONBODEECHALERMROONG Y,SUREE BUNJONGJIT.An Analog Sinusoidal Frequency-to-Voltage Converter[J].IEEE Trans.Instrum.Meas.,1991,40(6):925-929.

共引文献10

同被引文献13

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部