期刊文献+

绝缘体上硅场效应晶体管热导率尺度效应模型

Scale Effect Model of Thermal Conductivity for Silicon-on-Insulator Field Effect Transistors
下载PDF
导出
摘要 针对硅微纳米薄膜热导率存在严重尺度效应的问题,提出一种等效边界散射自由程近似的全耗尽绝缘体上硅(FD SOI)金属氧化物半导体场效应晶体管(MOSFET)硅薄膜热导率尺度效应模型。探讨硅材料内声子散射机理,量化考虑束缚态与自由态电子影响的声子弛豫时间,推导得到硅材料热导率解析模型;深入研究声子边界散射机制,近似求解衡量尺度效应的衰减因子,获取等效声子边界散射平均自由程;考虑由粗糙度引起的界面效应,利用Matthiessen规则将硅材料内声子散射与声子边界散射等过程进行耦合,建立起适用于纳米FD SOI MOSFET硅薄膜热导率解析模型,并利用Asheghi原始模型与实验测试数据对等效边界散射自由程近似热导率模型进行了验证。模型计算结果表明,硅薄膜内声子边界散射等效平均自由程约为薄膜厚度的2.5倍。声子边界散射在微尺度与纳尺度声子热传输过程中占据主导地位,决定了硅薄膜内声子超快热传输特性。采用等效边界散射自由程近似的热导率模型能够与Asheghi模型及实验测试数据较好地吻合,更加凸显衰减因子的物理意义以及有效地揭示纳米器件有限空间热导率的尺度效应。 A scale effect model of thermal conductivity for silicon film in fully depleted silicon-on-insulator(FD SOI)metal-oxide-semiconductor field effect transistor(MOSFET)based on an equivalent phonon boundary scattering free path is proposed to address the problem that thermal conductivity of micro-nano scale silicon film suffers a severe scale effect.Phonon relaxation time influenced by bound state and free state electrons was quantified by studying phonon scattering mechanism in silicon materials.The analytical thermal conductivity model of silicon material was derived.In-depth studies of phonon boundary scattering mechanism were carried out.Equivalent phonon boundary scattering mean free path was obtained by solving the attenuation factor function.Phonon boundary scattering and phonon scattering in silicon material were coupled by the Matthiessen rule.An approximate analytical thermal conductivity model for nanoscale FD SOI MOSFET silicon film was established and verified by the original model of Asheghi and experimental tests.Results show that the equivalent mean free path of phonon boundary scattering in silicon film is about 2.5 times the film thickness.Phonon boundary scattering dominates microscale and nanoscale phonon heat transfer process,determining the ultra-fast heat transfer characteristics of phonons in thin silicon films.The thermal conductivity model based on the equivalent boundary scattering free path approximation is in good agreement with original model and experimental data,highlighting the physical significance of the attenuation factor and effectively revealing the thermal conductivity of the nanodevice in a limited space.
作者 赖俊桦 邢乾 苏亚丽 张国和 LAI Junhua;XING Qian;SU Yali;ZHANG Guohe(School of Microelectronics,Xi’an Jiaotong University,Xi’an 710049,China;The Key Lab of Micro-Nano Electronics and System Integration of Xi’an City,Xi’an 710049,China;School of Mechanical Engineering,Xi’an Shiyou University,Xi’an 710065,China)
出处 《西安交通大学学报》 CSCD 北大核心 2021年第9期80-87,共8页 Journal of Xi'an Jiaotong University
基金 陕西省2021年自然科学基础研究计划资助项目(2021JM-409)。
关键词 绝缘体上硅 热导率 声子边界散射 尺度效应 silicon-on-insulator thermal conductivity phonon boundary scattering scale effect
  • 相关文献

参考文献3

二级参考文献80

  • 1吴国强,孔宪仁,孙兆伟,王亚辉.氩晶体薄膜法向热导率的分子动力学模拟[J].物理学报,2006,55(1):1-5. 被引量:8
  • 2高勇,张新,刘梦新,安涛,王彩琳,邢昆山.基于等效电容法对SOI器件自加热效应研究[J].固体电子学研究与进展,2006,26(4):450-455. 被引量:1
  • 3Semiconductor Industry Association Global Sales Report. http://www.semiconductors.org/industry_statistics/global_ sates_report/.
  • 4Moore G E. Cramming more components onto integrated circuits. Electronics, 1965, 38:82-85.
  • 5Auth C, Allen C, Blattner A, et al. A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors. In: Proceedings of VLSI 2012 Symposium on Technology (VLSIT), Honolulu, 2012. 131-132.
  • 6Dennard R H, Gaensslen F H, Rideout V L, et al. Design of ion-implanted MOSFET's with very small physical dimensions. IEEE J Solid-State Circuits, 1974, 9:256-268.
  • 7Warm H, Ko P K, Hu C. Gate-induced band-to-band tunneling leakage current in LDD MOSFETs. In: Technical Digest of International Electron Devices Meeting, San Francisco, 1992. 147-150.
  • 8Bhavnagarwala A, Kosonocky S, Radens C, et al. Fluctuation limits gc scaling opportunities for CMOS SRAM cells. In: Technical Digest of International Electron Devices Meeting, Washington DC, 2005. 659-662.
  • 9Choi Y-K, Asano K, Lindert N, et al. Ultra-thin body SOI MOSFET for deep-sub-tenth micron era. IEEE Electron Dev Lett, 1999, 21:254-255.
  • 10Noel J-P, Thomas O, Jaud M-A, et al. UTB-FDSOI device architecture dedicated to low power design techniques. In: Proceedings of the European Solid-State Device Research Conference (ESSDERC), Sevilla, 2010. 210-213.

共引文献11

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部