期刊文献+

一种分布式系统的时钟同步装置设计 被引量:1

Design of Clock Synchronization Device for Distributed System
下载PDF
导出
摘要 本文设计了一种简易、经济的无线同步装置。该装置包含电源电路、电源管理模块、稳压模块、同步电路模块及同步信号输出模块,可以使具备引脚中断输入及相应中断服务程序的无线设备间实现时间戳同步。此无线同步装置具有同步时间精确、方案简单、操作过程方便等特点,一定程度上解决了无线设备同步方案复杂、实现过程昂贵的问题。 In the paper,a simple and economical wireless synchronization device is designed.The device consists of a power circuit,a power management module,a voltage regulator module,a synchronization circuit module and a synchronization signal output module,which can realize timestamp synchronization between wireless devices with pin interrupt input and corresponding interrupt service routine.This wireless synchronization device has the characteristics of accurate synchronization time,simple scheme,convenient operation process,which solves the problems of complex wireless synchronization scheme and expensive implementation process to a certain extent.
作者 高照 寇晓洁 祝小波 王春娟 丁兰 Gao Zhao;Kou Xiaojie;Zhu Xiaobo;Wang Chunjuan;Ding Lan(Shaanxi Gospel Prosthesis Co.,Ltd.,Xi’an 710016,China)
出处 《单片机与嵌入式系统应用》 2021年第10期42-44,79,共4页 Microcontrollers & Embedded Systems
基金 陕西省重点研发计划项目(2019SF-138)。
关键词 分布式系统时钟同步 无线通信 无线同步 ESP32 clock synchronization in distributed systems wireless communication wireless synchronization ESP32
  • 相关文献

参考文献3

二级参考文献26

  • 1肖天庆,刘亚楠.半导体PN结与晶体管中载流子运动形式的讨论[J].西北师范大学学报(自然科学版),1994,30(3):43-46. 被引量:1
  • 2李明标,董海宽,刘长江,李波欣.波尔兹曼常数测量及实验数据处理[J].渤海大学学报(自然科学版),2005,26(2):163-164. 被引量:5
  • 3石文,程仁杰,黄香馥.BOOST-PFC电路反馈环节的优化设计[J].电子科技大学学报,1996,25(1):1-5. 被引量:4
  • 4谷长龙,李小英.基于FPGA器件的消除按键抖动方法研究[J].吉林化工学院学报,2006,23(3):53-55. 被引量:9
  • 5GARCIA O,COBOS J A,PRIETO R,et al.Power factor correction:a survey[J].IEEE Annual Power Electronics Specialists,2001,1:8-13.
  • 6NUSSBAUMER T,RAGGL K W,KOLAR J.Design guidelines for interleaved single-phase boost PFC circuits[J].IEEE Transactions on Industrial Electronics,2009,56(7):2559-2573.
  • 7LAMAR G D, FERNANDEZ A, ARIAS M, et al. Limitations of the flyback power factor corrector as a one-stage power supply[J]. IEEE 38th Annual Power Electronics Specialists Conference, 2007: 1343-1348.
  • 8SEBASTIAN J,LAMAR G D,HERNANDO M M.Steady-state analysis and modeling of power factor correctors with appreciable voltage ripple in the output-voltage feedback loop to achieve fast transient response[J].IEEE Transactions on Power Electronics,2009,24(11):2555-2566.
  • 9FERNANDEZ A,SEBASTIAN J,HERNANDO M M,et al.Helpful hints to select a power factor correction solution for low-and medium-power single-phase power supplies[J].IEEE Transactions on Industrial Electronics,2005,52(1):46-55.
  • 10LAMAR G D,FERNANDEZ A,ARIAS M,et al.A unity power factor correction preregulator with fast dynamic response based on a low-cost microcontroller[J].IEEE Transactions on Power Electronics,2008,23(2):635-642.

共引文献27

同被引文献11

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部