期刊文献+

基于V93000 ATE性能测试方法的实现

Implementation of Performance Test Method Based on V93000 ATE
下载PDF
导出
摘要 针对SoC芯片ATE性能测试进行了研究,分析芯片性能测试的关键参数和典型测试类型(内部模块性能测试和接口数据流性能测试)。基于这两种测试类型,以“Date Rate”性能测试为例,分别进行了测试方法的实现。内部模块性能测试的实现,通过指示信号输出性能测试开始和结束波形,采用逆向思维通过“ERCT”获取代表性能运行时间的“Fail Cycle”数,然后对性能时间进行计算来获得性能测试值。接口数据流性能测试的实现,主要通过“Digital Capture”捕获接口数据,然后对接口数据进行处理和计算来获得性能测试值。上述性能测试方法及原理,在ATE测试应用中具有通用性,对于相同或相似的基于时间参数的芯片性能测试具有参考作用。 The ATE performance test of SoC chip is studied.The key parameters and typical test types of chip performance test(internal module performance test and interface data flow performance test)are analyzed.Based on these two types of test,taking the performance test of“Date Rate”as an example,the test methods are implemented respectively.The realization of the internal module performance test is output the start and end waveforms of performance test by indicator signal,obtain the number of“Fail Cycle”representing the performance running time through“ERCT”in reverse thinking,and then calculate the performance time to obtain the performance test value.The implementation of interface data flow performance test mainly captures interface data through“Dignital Capture”,and then processes and calculates the interface data to obtain the performance test value.The above performance test methods and principles are universal in ATE test applications,and can be used as a reference for the same or similar chip performance test based on time parameters.
作者 唐丽 唐昱 邹映涛 TANG Li;TANG Yu;ZOU Yingtao(Chengdu Javee Microelectronics Co.,LTD.,Chengdu 610041,China)
出处 《电子质量》 2023年第9期15-20,共6页 Electronics Quality
关键词 V93000 自动测试设备 速率 性能 芯片测试 V93000 ATE date rate performance chip testing
  • 相关文献

参考文献5

二级参考文献49

  • 1刘新光.后端设备面临更多挑战,高性价比ATE聚焦中国[J].电子产品世界,2004,11(06B):100-103. 被引量:2
  • 2蒋和全.模拟集成电路测试平台建设[J].微电子学,2004,34(4):363-365. 被引量:3
  • 3熊志辉,李思昆,陈吉华,王海力,边计年.一种基于层次平台的SoC系统设计方法[J].电子学报,2004,32(11):1815-1819. 被引量:9
  • 4胡瑜,韩银和,李晓维.SOC可测试性设计与测试技术[J].计算机研究与发展,2005,42(1):153-162. 被引量:42
  • 5刘峰,梁勇强.大规模集成电路可测性设计及其应用策略[J].玉林师范学院学报,2005,26(5):29-34. 被引量:2
  • 6S Sarkar, S Chandar G,S Shinde. Effective IP reuse for high quality SOC design [ A ]. Proceedings of IEEE International SOC Conference[ C]. Washington DC: IEEE Computer Soci- ety,2005.217 - 224.
  • 7P R Femando, S Katkoori, D Keymeulen, R Zebulum,A Sto- ica. Customizable FPGA IP core implementation of a gener-al-purpose genetic algorithm engine [ J]. IEEE Transactions on Evolutionary Computation,2010,14(1) : 133 - 149.
  • 8A Deshpande. Verification of IP-Core based SoC' s[ A]. Pro- ceedings of International Symposium on Quality Electronic Design[ C]. Washington DC: IEEE Computer Society, 2008. 433 - 436.
  • 9M Nahvi, A Ivanov. Indirect test architecture for SoCtesting [J]. IEEE Transactions on Computer-Aided Design of Inte- grated Circuits and Systems,2004,23(7) : 1128 - 1142.
  • 10K George,C-I H Chen. Logic built-in self-test for core-based designs on system-on-a-chip[J].IEEE Transactions on In- saxtrnentation and Measttrement,2009,58(5) :1495 - 1504.

共引文献31

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部