期刊文献+

一种用于微系统微焊点层的改进等效力学参数计算方法

A modified calculation method of equivalent mechanical parameters for microbump layer in microsystem
下载PDF
导出
摘要 随着电子产品不断向微型化、集成化发展,基于硅通孔(TSV)的2.5D和3D封装等先进封装技术被广泛应用于微系统集成.然而,数量众多的微米级焊点和毫米级管壳封装使得微系统结构呈现多尺度特征,极大增加了仿真分析难度、降低了计算效率,亟需通过微焊点层的等效力学参数均匀化计算以建立简化模型减少计算量.采用理论分析与有限元仿真两种方法分别计算微焊点层等效力学参数,并对比分析两种方法计算结果差异.最后,结合有限元方法计算值,提出了一种改进等效力学参数均匀化计算方法,高效且精确给出微焊点层等效力学参数,为微系统封装结构的仿真分析评估提供技术支撑. With the development of miniaturization and integration of electronic products,2.5D packaging and 3D packaging based on Through-Silicon Vias(TSV)has been widely used in microsystem integration.The microsystem structures with a large number of micron-scale bumps and millimeter-scale packaging exhibit multi-scale characteristics,increasing the difficulty of simulation analysis and reducing the computational efficiency.In order to improve the computational efficiency and accuracy,the homogenization method for equivalent mechanical properties is essential.Analytical model and finite element model were established to calculate the equivalent mechanical properties of microbump layers in this paper.Based on contrastive analysis of prediction result,a homogenization method for equivalent mechanical properties was proposed in this paper,which combined the advantage of these two method,efficiently and accurately provided equivalent mechanical parameters of the microbump layer,and provided a technical support for the simulation analysis and evaluation of the microsystem packaging structure.
作者 李逵 邢睿思 匡乃亮 杨宇军 王超 张跃平 高武 LI Kui;XING Ruisi;KUANG Nailiang;YANG Yujun;WANG Chao;ZHANG Yueping;GAO Wu(Xi’an Institute of Microelectronics Technology,Xi’an 710054,China;School of Computer Science,Northwestern Polytechnical University,Xi’an 710072,China;Science and Technology on Reliability and Environmental Engineering Laboratory,Beijing Institute of Structure and Environment Engineering,Beijing 100076,China)
出处 《微电子学与计算机》 2023年第11期112-120,共9页 Microelectronics & Computer
关键词 微系统 微焊点 结构多尺度 均匀化方法 microsystem microbump layer multi-scale structure homogenization method
  • 相关文献

参考文献7

二级参考文献44

  • 1陈思,秦飞,夏国峰.TSV转接板组装工艺对微凸点可靠性的影响[J].工程力学,2015,32(6):251-256. 被引量:2
  • 2王婷婷.通用计算机系统、嵌入式计算机系统和单片机的关系[J].铜仁师范高等专科学校学报,2005,7(6):39-41. 被引量:8
  • 3Riebling J.Finite element modeling of ball grid array components[D].Binghamton,New York:State University of New York at Binghamton,1996.
  • 4Tsai T Y,Yeh C L,Lai Y S,et al.Transient sub-modeling analysis for board-level drop tests of electronic packages[J].IEEE Transactions on Electronics Packaging Manufacturing,2007,30(1):54-62.
  • 5Gu J,Lim C T,Tay A A O.Modeling of solder joint failure due to PCB Electronics Packaging bending during drop impact[C].Proceedings of 6th Electronics Packaging Technology Conference,EPTC 2004:678-683.
  • 6Zhang Z,Sitaraman S K,Wong C P.FEM modeling of temperature distribution of a flip-chip no-flow underfill package during solder reflow process[J].IEEE Transactions on Electronics Packaging Manufacturing,2004,27(1):86-93.
  • 7Pang J H L,Chong D Y R.Flip chip on board solder joint reliability analysis using 2-D and 3-D FEA models[J].IEEE Transactions on Advanced Packaging,2001,24(4):499-506.
  • 8Lee C C,Chang K C,Yang Y W.Lead-free solder joint reliability estimation of flip chip package using FEM-based sensitivity analysis[J].Soldering&Surface Mount Technology,2009,21(1):31-41.
  • 9Gu J,Lim C T,Tay A A O.Simulation of mechanical response of solder joints under drop impact using equivalent layer models[C].Electronic Components and Technology Conference,2005.Proceedings.55th.IEEE,2005:491-498.
  • 10Chang C L,Tsung F Y,Chih S W,et al.Reliability estimation and failure mode prediction for 3D chip stacking package with the application of wafer-level underfill[J].Microelectronic Engineering,2013,107(7):107-113.

共引文献48

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部