期刊文献+

人工智能芯片先进封装技术

Advanced Packaging Technology for Artificial Intelligence Chips
下载PDF
导出
摘要 随着人工智能(AI)和集成电路的飞速发展,人工智能芯片逐渐成为全球科技竞争的焦点。在后摩尔时代,AI芯片的算力提升和功耗降低越来越依靠具有硅通孔、微凸点、异构集成、Chiplet等技术特点的先进封装技术。从AI芯片的分类与特点出发,对国内外典型先进封装技术进行分类与总结,在此基础上,对先进封装结构可靠性以及封装散热等方面面临的挑战进行总结并提出相应解决措施。面向AI应用,对先进封装技术的未来发展进行展望。 With the rapid development of artificial intelligence(AI)and integrated circuits,artificial intelligence chips have become the focus of global science and technology competition.In the post-Moore era,the computing power enhancement and power dissipation reduction of AI chips increasingly rely on advanced packaging technologies with characteristics such as TSV,micro-bump,heterogeneous integration and Chiplet.Starting from the classification and characteristics of AI chips,the typical advanced packaging technologies at home and abroad are classified and summarized.On this basis,the challenges faced by advanced packaging structure reliability and packaging heat dissipation are summarized and corresponding solutions are proposed.The future development of advanced packaging technology is prospected for AI applications.
作者 田文超 谢昊伦 陈源明 赵静榕 张国光 TIAN Wenchao;XIE Haolun;CHEN Yuanming;ZHAO Jingrong;ZHANG Guoguang(School of Mechano-Electronic Engineering,Xidian University,Xi’an 710071,China;School of Hangzhou Research Institute,Xidian University,Hangzhou 311231,China;Shanghai Sharetek Technology Co.,Ltd.,Shanghai 201109,China;Foshan Blue Rocket Electronics Co.,Ltd.,Foshan 528051,China)
出处 《电子与封装》 2024年第1期17-29,共13页 Electronics & Packaging
关键词 人工智能芯片 先进封装 可靠性 封装散热 artificial intelligence chips advanced packaging reliability packaging heat dissipation
  • 相关文献

参考文献17

二级参考文献59

  • 1尹首一.人工智能芯片概述[J].微纳电子与智能制造,2019,1(2):7-11. 被引量:15
  • 2康劲,吴汉明,汪涵.后摩尔时代集成电路制造发展趋势以及我国集成电路产业现状[J].微纳电子与智能制造,2019,1(1):57-64. 被引量:15
  • 3Yonggang Jin,Jerome Teysseyre,Anandan Ramasamy,Yun Liu,Bing Hong Huang.先进的扇出晶圆级封装进展[J].功能材料与器件学报,2013,19(4):177-182. 被引量:3
  • 4张跃宗,冯士维,谢雪松,李瑛,杨集,孙静莹,吕长志.半导体功率发光二极管温升和热阻的测量及研究[J].Journal of Semiconductors,2006,27(2):350-353. 被引量:18
  • 5KIM J,PAK J S, CHO J,et al.High-frequency scalable electrical model and analysis of a through silicon via(TSV)[J]. IEEE Transactions on Components, Packaging, and Manufac- turing Technology, 2011,1 (2) : 181 - 187.
  • 6BAKIR M S ,KING C ,SEKAR D, et al.3D heterogeneous integrated systems : liquid cooling, power delivery, and imple- mentation[J].IEEE Custom Integrated Circuits Conference, 2008 : 663-670.
  • 7SHOCKLEY W.Semi-conductive wafer and method of making the same[P].US Patent filed on Oct.1958 and granted on Jul. 1962.
  • 8MOTOYOSHI M.Through-silicon via(TSV)[J].IEEE pro- ceedings, 2009,97( 1 ) : 43-48.
  • 9YOON K,KIM G, LEE W,et al. Modeling and analysis of coupling between TSVs, metal, and RDL interconnects in TSV-based 3D IC with silicon interposer[C].llth Electronics Packaging Technology Conference.Singapore : IEEE, 2009.
  • 10CASSID Y C, KRAFY J, CARNIELLO S ,et al.Through silicon via reliability[J].Trans Device Mater Res, 2012,12 (2) : 285-295.

共引文献83

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部