期刊文献+

一种基于C单元的三节点翻转自恢复锁存器

A triple-node-upset self-recovery latch using C-element
下载PDF
导出
摘要 随着集成电路中工艺尺寸的不断缩减,锁存器也越来越容易受到粒子辐射引起的三节点翻转的影响。针对该问题,基于C单元的结构,提出一种低功耗、低延时和高鲁棒性的三节点翻转并自恢复的MKEEP锁存器。通过仿真实验和PVT的波动实验表明,相对于其他拥有三节点容忍或自恢复能力的锁存器,该锁存器拥有低功耗、低延迟和更小的面积开销,且对工艺、电压和温度的敏感度较低,优势明显。 With the persistent reduction of process size in integrated circuits,latches are also more and more vulnerable to the influence of triple-node-upset caused by particles radiation.Aiming at this problem,a triple-node-upset tolerance and self-recovery MKEEP latch based on C-element with low power consumption,low delay and high robustness is proposed.Simulation experiments and PVT fluctuation experiments show that,compared with other latches with triple-node-upset tolerance or self-recovery capability,the proposed latch has lower power consumption,low delay and area overhead.At the same time,this latch is less sensitive to process,voltage and temperature,and has obvious advan-tages than referenced latches.
作者 徐辉 朱烁 孙皓洁 马瑞君 梁华国 黄正峰 XU Hui;ZHU Shuo;SUN Hao-jie;MA Rui-jun;LIANG Hua-guo;HUANG Zheng-feng(School of Computer Science and Engineering,Anhui University of Science and Technology,Huainan 232001;School of Microelectronics,Hefei University of Technology,Hefei 230009,China)
出处 《计算机工程与科学》 CSCD 北大核心 2024年第1期37-45,共9页 Computer Engineering & Science
基金 国家自然科学基金(61834006,61874156,61404001) 国家重大科研仪器研制项目(62027815)。
关键词 粒子辐射 三节点翻转 锁存器 自恢复 particles radiation triple-node-upset latch self-recovery
  • 相关文献

参考文献4

二级参考文献105

  • 1唐明,张国平,张焕国.基于汉明纠错编码的AES硬件容错设计与实现[J].电子学报,2005,33(11):2013-2016. 被引量:7
  • 2沈鸣杰,戴忠东,俞军.一种新型的抗单粒子翻转的D触发器[J].复旦学报(自然科学版),2006,45(4):475-479. 被引量:5
  • 3傅忠传,陈红松,崔刚,杨孝宗.处理器容错技术研究与展望[J].计算机研究与发展,2007,44(1):154-160. 被引量:36
  • 4杨学军,高珑.空间探测中基于COTS部件的软件容错技术[J].计算机工程与科学,2007,29(8):82-87. 被引量:1
  • 5Baumann R C. Soft Errors in Commercial Semiconductor Technology: Overview and Scaling Trends[C]//Proc of IEEE Reliability Physics Tutorial Notes, Reliability Fundamentals, 2002.
  • 6Michalak S E, Harris K W, Hengartner N W, et al. Predicting the Number of Fatal Soft Errors in Los Alamos National Labratory's ASC Q Computer[J]. IEEE Trans on Device and Materials Reliability, 2005,5(3) :329-335.
  • 7Ziegler J F, Puehner H. SER - History, Trends, and Challenges: A Guide for Designing with Memory ICs[M]. Cypress Semiconductor, 2004.
  • 8Phelan R. Addressing Soft Errors in ARM Core-Based SOC [R]. ARM White Paper, 2003.
  • 9Ando H. A 1.3 GHz Fifth Generation SPARC64 Microprocessor[C]//Proc of Int'l Solid-State Circuits Conf, 2003.
  • 10Jobe K, Shoga M, Koga R. A Systems-Oriented Single Event Effects Test Approach for High Speed Digital Phase-Locked Loops[J]. IEEE Trans on Nuclear Science, 1996,43 (6) :2868-2873.

共引文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部