期刊文献+

高密度混合电路封装技术发展趋势及可靠性评价方法研究

Research on the development trend and reliability evaluation method of high-density hybrid circuit packaging technology
下载PDF
导出
摘要 电子产品向小型化、智能化方向演进已是必然的发展趋势,高密度集成电路封装技术是实现产品小型化的关键技术。本文对高密度混合集成电路封装技术进行了深入研究,从基板选择、结构设计和散热设计等方面对高密度混合集成电路的封装设计进行了论述。在此基础上,结合国外非气密性混合集成电路保证要求,文章进一步研究了高密度非气密混合集成电路的可靠性评价方法,并通过应用实例说明了评价方法的有效性,可作为国产化非气密性集成电路质量保证体系建设的参考。 The evolution of electronic products towards miniaturization and intelligence is an inevitable development trend.High-density integrated circuit packaging technology is a key technology to achieve miniaturization of the product.In this paper,the packaging technology of high-density hybrid integrated circuit is studied.The packaging design of high-density hybrid integrated circuit is discussed from the aspects of substrate selection,structure design and heat dissipation design.On this basis,combined with the reliability requirements for non-hermetic hybrid integrated circuits,the article further studies the reliability evaluation method of high-density and nonhermetic hybrid integrated circuits.The effectiveness of the evaluation method is illustrated through practical examples.It can be used as a reference for the quality assurance system construction of domestic non-hermetic integrated circuits.
作者 吉美宁 常明超 贾子健 马保梁 王锦 董浩威 范壮壮 JI Meining;CHANG Mingchao;JIA Zijian;MA Baoliang;WANG Jin;DONG Haowei;FAN Zhuangzhuang(China Academy of Space Technology,Beijing 100094,China)
出处 《集成电路与嵌入式系统》 2024年第7期25-29,共5页 Integrated Circuits and Embedded Systems
关键词 混合集成电路 封装技术 可靠性评价 双列直插封装 无引脚芯片载体封装 hybrid integration circuit packaging technology reliability evaluation DIP LCC
  • 相关文献

参考文献6

二级参考文献171

  • 1陈世金,郭茂桂,常选委,韩志伟,高箐遥,周国云,陈苑明,王守绪,罗莉,唐明星,张胜涛,陈际达.高阶HDI印制电路板共性关键技术研究[J].印制电路信息,2017,25(A02):242-247. 被引量:1
  • 2和田昭允.化学与工业[J],2001,54(1):14-14.
  • 3加祅祀久.接着[J],1999,43(1):49-49.
  • 4RINEBOLD K.Addressing3D packaging challenges[EB/OL].(2008-11-20)[2011-10-24].http:∥www.sigrity.com/papers/2008/3D%20Packaging%20Nov%202008.pdf.
  • 5Wikipedia.Package on package[EB/OL].(2011-08-24)[2011-10-24].http:∥en.wikipedia.org/wiki/Package_on_package.
  • 6ISHIHARA M,TAKEHARA Y,YANO T,et al.A dual face package using a post with wire component:novel structure for PoP,wafer level CSP and compact image sensor packages[C]∥Proceedings of the58 th Electronic Components and Technology Conference.Los Angeles,CA,USA,2008:1093-1098.
  • 7VARDAMAN E J.Trends and technologies in3D packaging and integration[EB/OL].(2010-02-16)[2011-10-24].http:∥www.smta.org/files/CTEA_021610_Vardaman_keynote.pdf.
  • 8MAEDA T,SAKAI T,SAKEMI S,et al.Advanced soldering paste suitable for package on package process[C]∥Proceedings of International Conference on Electronic Materials and Packaging.Los Angeles,CA,USA,2006:1-20.
  • 9YOSHIDA A,WEN S,LIN W,et al.A study on an ultra thin PoP using through mold via technology[C]∥Proceedings of the61 st Electronic Components and Technology Conference.Los Angeles,CA,USA,2011:1547-1551.
  • 10KIM J,LEE K,PARK D,et al.Application of through mold via(TMV)as PoP base package[C]∥Proceedings of the58 th Electronic Components and Technology Conference.Los Angeles,CA,USA,2008:1089-1092.

共引文献53

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部