1S.Y. Kim, H. Kim and I.C. Park. Path metric memory management for minimizing interconnections in Viterbi decoders. ELECTRONICS LETTERS 5th July 2001; 37(14)
2Yun-Nan Chang, Hiroshi Suzuki and Keshab K. Parhi.A 2-Mb/s 256-State 10-Mw Rate-1/3 Viterbi decoder.IEEE J Solid-State Circuit,2000;35(6)
3Shieh, Ming-Der, Sheu, Ming-Hwa,Wu, Chieh-Ming, nd Ju, Wann-Shyang. Efficient management of in-place path metric update and its implementation for Viterbi decoders. IEEE Int. Symp. Circuits and Systems,1998; (4)
4Biver,M.,Kaeslin, H.,and Tommasini,C. In-place updating of path metrics in Viterbi decoders.IEEE J. Solid-State Circuits, 1989;24(8)
6M. Biver, H. Kaeslin, C. Tommasini. In-place updating of path metrics in Viterbi decoders [ J ].IEEE Solid-State Circuits, 1989,24, (4) : 1158 -1160.
7M.D. Shieh, T.P. Wang, C.M. Wu, et al. Efficient path metric access for reducing interconnect overhead in Viterbi decoders [ C ]. 2006 IEEE In-ternational Symposium on Circuits and Systems,2006:4815-4818.
8C.M. Wu, M. D. Shieh, C.H. Wu, etal. An efficient approach for in-place scheduling of path metric update in Viterbi decoders [ C ].ISCAS2000, 2000, (3): 61 -64.
