期刊文献+

基于FPGA的Golay码编译码器 被引量:1

The Design of Golay Decoder Based on FPGA
下载PDF
导出
摘要 短波信道中存在突发随机错误,为提高短波通信的可靠性,设计了一种基于FPGA的Golay码编译码器,用于纠正这种随机错误。编码器中编码工作由Golay码生成矩阵完成;译码器应用了一种基于Golay码奇偶校验矩阵的结构性质的快速译码算法完成译码和纠错。为充分利用Spartan-II芯片的硬件资源,编译码器采用了流水线方式与并行方式,并提高了系统时钟频率。该设计既有专用ASIC电路的快速性,又有DSP器件的灵活性。波形仿真结果表明了该Golay编译码器设计的正确性。 There are burst random errors in the short wave channel.For improving the reliability of short wave communications,based on FPGA,this paper designs an applied decoder of Golay code to correct these random errors.The Golay code generator matrix in encoder answers for encoding.The decoder is in charge of decoding and correcting with the adopted fast decoding algorithm which is based on the structure properties of Golay code.The design makes the most of hardware resource Spartan-II chip,and adopts pipeline and parallel mode in order to improve the system clock and decode speed.The design not only has a high speed of ASIC,but also an agility of DSP.The simulation indicates the correctness of the design.
出处 《桂林电子工业学院学报》 2004年第2期64-67,共4页 Journal of Guilin Institute of Electronic Technology
关键词 现场可编程门阵列 Golay码编译码器 仿真 FPGA Golay码编译码器 FPGA, Golay encoder and decoder, simulation, implementation
  • 相关文献

参考文献4

  • 1Ma Jianfeng, Wang Yumin. A new fast decoding algorithm forthe golay code [J]. TENCON '93. Proceedings. Computer,Communication, Control and Power Engineering. 1993 IEEE Region 10 Conference on,Issue: 0,19-21 oct. 1993,3:41-43.
  • 2Xilinx Inc. Spartan-Ⅱ 2. 5V Field-Programmable Gate Arraysdatasheet[EB/OL]. http ://www. xilinx, com/ partinfo/ds001.htm. 2002--11-15.
  • 3Ma Jianfeng, Wang Yumin.A new fast decoding algorithm for the golay code [J].TENCON '93.Proceedings.Computer,Communication,Control and Power Engineering.1993 IEEE Region 10 Conference on,Issue: 0,19-21 oct.1993,3:41-43.
  • 4Xilinx Inc.Spartan-II 2.5V Field-Programmable Gate Arrays datasheet[EB/OL].http://www.xilinx.com/ partinfo/ds001.htm.2002-11-15.

同被引文献5

  • 1GOMES M, FALCAO G, SILVA V. Scalable and Parallel Codec Architectures for the DVB-S2 FEC System[C]. Circuits and Systems, 2008 APCCAS 2008, IEEE Asia Pacific Conference on Publication, Nov. 30 2008--Dec. 3 2008. 2008: 1506- 1509.
  • 2CHANG H C, SHUNG C B, LEE C Y. A Reed-Solomon product-code(RS-PC) decoder chip for DVD application[J]. IEEE Solid-State Circuits, 2001, 36: 229-238.
  • 3HERBERT O BURTON. Inversionless Decoding of Binary BCH Codes[J]. IEEE Transactions on Information Theory, 1971, IT-17(4).
  • 4CHEN Yan-ni, PARHI K K. Small area parallel Chien search architecture for long BCH codes[J]. IEEE Trans on very large scale integration (VLSI) systems, 2004: 545-549.
  • 5杨明,施玉海,高鹏.新一代卫星直播系统信号传输技术体制[J].广播电视信息,2008(10):18-21. 被引量:2

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部