A gate-all-around cylindrical （GAAC） transistor for sub-10nm scaling is proposed. The GAAC transistor device physics,TCAD simulation,and proposed fabrication procedure are reported for the first time. Among all othe...A gate-all-around cylindrical （GAAC） transistor for sub-10nm scaling is proposed. The GAAC transistor device physics,TCAD simulation,and proposed fabrication procedure are reported for the first time. Among all other novel FinFET devices, the gate-all-around cylindrical device can be particularly applied for reducing the problems of the conventional multi-gate FinFET and improving the device performance and the scale down capability. According to our simulation,the gate-all-around cylindrical device shows many benefits over conventional multi-gate FinFET, including gate-all- around rectangular （GAAR） devices. With gate-all-around cylindrical architecture,the transistor is controlled by an essen- tially infinite number of gates surrounding the entire cylinder-shaped channel. The electrical integrity within the channel is improved by reducing the leakage current due to the non-symmetrical field accumulation such as the corner effect. The proposed fabrication procedures for devices having GAAC device architecture are also discussed. The method is characterized by its simplicity and full compatibility with conventional planar CMOS technology.展开更多
文摘A gate-all-around cylindrical （GAAC） transistor for sub-10nm scaling is proposed. The GAAC transistor device physics,TCAD simulation,and proposed fabrication procedure are reported for the first time. Among all other novel FinFET devices, the gate-all-around cylindrical device can be particularly applied for reducing the problems of the conventional multi-gate FinFET and improving the device performance and the scale down capability. According to our simulation,the gate-all-around cylindrical device shows many benefits over conventional multi-gate FinFET, including gate-all- around rectangular （GAAR） devices. With gate-all-around cylindrical architecture,the transistor is controlled by an essen- tially infinite number of gates surrounding the entire cylinder-shaped channel. The electrical integrity within the channel is improved by reducing the leakage current due to the non-symmetrical field accumulation such as the corner effect. The proposed fabrication procedures for devices having GAAC device architecture are also discussed. The method is characterized by its simplicity and full compatibility with conventional planar CMOS technology.
