为了满足So C系统对低功耗和高性能模数转换器ADC的需求,文中设计了一种双采样1.2 V 7位125 Mb/s流水线模数转换器。该双采样流水线模数转换器是由两个转换通道组成,两个转换通道之间采用时钟交织技术。为了减小整个模数转换器的功耗和...为了满足So C系统对低功耗和高性能模数转换器ADC的需求,文中设计了一种双采样1.2 V 7位125 Mb/s流水线模数转换器。该双采样流水线模数转换器是由两个转换通道组成,两个转换通道之间采用时钟交织技术。为了减小整个模数转换器的功耗和面积,同时消除采样时序失配问题,文中提出了一种在两个通道之间共用运算放大器的电路结构以及相应的工作时序关系。该模数转换器采用0.13-μm CMOS 1p8m工艺实现。仿真结果表明,该模数转换器的最大SNDR为43.38 d B,有效位数ENOB为6.8位。在电源电压为1.2 V,采样速率为125 Mb/s时,该模数转换器的功耗为10.8 m W。展开更多
文章基于40 nm CMOS工艺设计一款12 Bit 1 GS/s射频采样的无采样保持放大电路的流水线ADC。首级采用了开关电容比较器结构提高了无采样保持放大电路带来的输入到Sub-ADC和MDAC采样通路的匹配度。后级Sub-ADC中采用对参考电压的预采样技...文章基于40 nm CMOS工艺设计一款12 Bit 1 GS/s射频采样的无采样保持放大电路的流水线ADC。首级采用了开关电容比较器结构提高了无采样保持放大电路带来的输入到Sub-ADC和MDAC采样通路的匹配度。后级Sub-ADC中采用对参考电压的预采样技术,缓解了后级比较器的压力。另外,首级处理3.5位量化精度,且理想级间增益为4,进一步缓解了首级MDAC对运放线性度、增益误差、输出信号电压摆幅的要求。采用高带宽高线性度的运放结构简化了模拟设计以及数字校准的复杂度。采样频率1 GHz,输入信号频率455 MHz,差分满摆幅1.2 V的情况下,经校准后ADC有效位数达到11.2位,信噪比70 d B,无杂散动态范围82 d B,总功耗约220 m W。展开更多
A low-power 14-bit 150MS/s an- alog-to-digital converter (ADC) is present- ed for communication applications. Range scaling enables a maximal 2-Vp-p input with a single-stage opamp adopted. Opamp and capacitor shari...A low-power 14-bit 150MS/s an- alog-to-digital converter (ADC) is present- ed for communication applications. Range scaling enables a maximal 2-Vp-p input with a single-stage opamp adopted. Opamp and capacitor sharing between the first multi- plying digital-to-analog converter (MDAC) and the second one reduces the total opamp power further. The dedicated sample-and- hold amplifier (SHA) is removed to lower the power and the noise. The blind calibration of linearity errors is proposed to improve the per- formance. The prototype ADC is fabricated in a 130rim CMOS process with a 1.3-V supply voltage. The SNDR of the ADC is 71.3 dB with a 2.4 MHz input and remains 68.5 dB for a 120 MHz input. It consumes 85 roW, which includes 57 mW for the ADC core, 11 mW for the low jitter clock receiver and 17 mW for the high-speed reference buffer.展开更多
This paper presents a 10-bit 20 MS/s pipelined Analog-to- Digital Converter(ADC) using op amp sharing approach and removing Sample and Hold Amplifier(SHA) or SHA-less technique to reach the goal of low-power const...This paper presents a 10-bit 20 MS/s pipelined Analog-to- Digital Converter(ADC) using op amp sharing approach and removing Sample and Hold Amplifier(SHA) or SHA-less technique to reach the goal of low-power constanpfion. This design was fabricated in TSMC 0.18 wn 1P6M technology. Measurement results show at supply voltage of 1.8 V, a SFDR of 42.46 dB, a SNDR of 39.45 dB, an ENOB of 6.26, and a THDof41.82 dB are at 1 MHz sinusoidal sig- nal input. In addition, the DNL and INL are 1.4 LSB and 3.23 LSB respectively. The power onstmaption is 28.8 mW. The core area is 0.595 mm2 and the chip area including pads is 1.468 mm2.展开更多
文摘为了满足So C系统对低功耗和高性能模数转换器ADC的需求,文中设计了一种双采样1.2 V 7位125 Mb/s流水线模数转换器。该双采样流水线模数转换器是由两个转换通道组成,两个转换通道之间采用时钟交织技术。为了减小整个模数转换器的功耗和面积,同时消除采样时序失配问题,文中提出了一种在两个通道之间共用运算放大器的电路结构以及相应的工作时序关系。该模数转换器采用0.13-μm CMOS 1p8m工艺实现。仿真结果表明,该模数转换器的最大SNDR为43.38 d B,有效位数ENOB为6.8位。在电源电压为1.2 V,采样速率为125 Mb/s时,该模数转换器的功耗为10.8 m W。
文摘文章基于40 nm CMOS工艺设计一款12 Bit 1 GS/s射频采样的无采样保持放大电路的流水线ADC。首级采用了开关电容比较器结构提高了无采样保持放大电路带来的输入到Sub-ADC和MDAC采样通路的匹配度。后级Sub-ADC中采用对参考电压的预采样技术,缓解了后级比较器的压力。另外,首级处理3.5位量化精度,且理想级间增益为4,进一步缓解了首级MDAC对运放线性度、增益误差、输出信号电压摆幅的要求。采用高带宽高线性度的运放结构简化了模拟设计以及数字校准的复杂度。采样频率1 GHz,输入信号频率455 MHz,差分满摆幅1.2 V的情况下,经校准后ADC有效位数达到11.2位,信噪比70 d B,无杂散动态范围82 d B,总功耗约220 m W。
基金supported by the Major National Science & Technology Program of China under Grant No.2012ZX03004004-002National High Technology Research and Development Program of China under Grant No. 2013AA014302
文摘A low-power 14-bit 150MS/s an- alog-to-digital converter (ADC) is present- ed for communication applications. Range scaling enables a maximal 2-Vp-p input with a single-stage opamp adopted. Opamp and capacitor sharing between the first multi- plying digital-to-analog converter (MDAC) and the second one reduces the total opamp power further. The dedicated sample-and- hold amplifier (SHA) is removed to lower the power and the noise. The blind calibration of linearity errors is proposed to improve the per- formance. The prototype ADC is fabricated in a 130rim CMOS process with a 1.3-V supply voltage. The SNDR of the ADC is 71.3 dB with a 2.4 MHz input and remains 68.5 dB for a 120 MHz input. It consumes 85 roW, which includes 57 mW for the ADC core, 11 mW for the low jitter clock receiver and 17 mW for the high-speed reference buffer.
基金provided by National Chip Implementation Center(CIC)
文摘This paper presents a 10-bit 20 MS/s pipelined Analog-to- Digital Converter(ADC) using op amp sharing approach and removing Sample and Hold Amplifier(SHA) or SHA-less technique to reach the goal of low-power constanpfion. This design was fabricated in TSMC 0.18 wn 1P6M technology. Measurement results show at supply voltage of 1.8 V, a SFDR of 42.46 dB, a SNDR of 39.45 dB, an ENOB of 6.26, and a THDof41.82 dB are at 1 MHz sinusoidal sig- nal input. In addition, the DNL and INL are 1.4 LSB and 3.23 LSB respectively. The power onstmaption is 28.8 mW. The core area is 0.595 mm2 and the chip area including pads is 1.468 mm2.